fast-isel-divrem.ll
2.43 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
; RUN: llc -mtriple=x86_64-none-linux -fast-isel -fast-isel-abort=1 -verify-machineinstrs < %s | FileCheck %s
; RUN: llc -mtriple=i686-none-linux -fast-isel -fast-isel-abort=1 -verify-machineinstrs < %s | FileCheck %s
define i8 @test_sdiv8(i8 %dividend, i8 %divisor) nounwind {
entry:
%result = sdiv i8 %dividend, %divisor
ret i8 %result
}
; CHECK-LABEL: test_sdiv8:
; CHECK: movsbl
; CHECK: idivb
define i8 @test_srem8(i8 %dividend, i8 %divisor) nounwind {
entry:
%result = srem i8 %dividend, %divisor
ret i8 %result
}
; CHECK-LABEL: test_srem8:
; CHECK: movsbl
; CHECK: idivb
define i8 @test_udiv8(i8 %dividend, i8 %divisor) nounwind {
entry:
%result = udiv i8 %dividend, %divisor
ret i8 %result
}
; CHECK-LABEL: test_udiv8:
; CHECK: movzbl
; CHECK: divb
define i8 @test_urem8(i8 %dividend, i8 %divisor) nounwind {
entry:
%result = urem i8 %dividend, %divisor
ret i8 %result
}
; CHECK-LABEL: test_urem8:
; CHECK: movzbl
; CHECK: divb
define i16 @test_sdiv16(i16 %dividend, i16 %divisor) nounwind {
entry:
%result = sdiv i16 %dividend, %divisor
ret i16 %result
}
; CHECK-LABEL: test_sdiv16:
; CHECK: cwtd
; CHECK: idivw
define i16 @test_srem16(i16 %dividend, i16 %divisor) nounwind {
entry:
%result = srem i16 %dividend, %divisor
ret i16 %result
}
; CHECK-LABEL: test_srem16:
; CHECK: cwtd
; CHECK: idivw
define i16 @test_udiv16(i16 %dividend, i16 %divisor) nounwind {
entry:
%result = udiv i16 %dividend, %divisor
ret i16 %result
}
; CHECK-LABEL: test_udiv16:
; CHECK: xorl
; CHECK: divw
define i16 @test_urem16(i16 %dividend, i16 %divisor) nounwind {
entry:
%result = urem i16 %dividend, %divisor
ret i16 %result
}
; CHECK-LABEL: test_urem16:
; CHECK: xorl
; CHECK: divw
define i32 @test_sdiv32(i32 %dividend, i32 %divisor) nounwind {
entry:
%result = sdiv i32 %dividend, %divisor
ret i32 %result
}
; CHECK-LABEL: test_sdiv32:
; CHECK: cltd
; CHECK: idivl
define i32 @test_srem32(i32 %dividend, i32 %divisor) nounwind {
entry:
%result = srem i32 %dividend, %divisor
ret i32 %result
}
; CHECK-LABEL: test_srem32:
; CHECK: cltd
; CHECK: idivl
define i32 @test_udiv32(i32 %dividend, i32 %divisor) nounwind {
entry:
%result = udiv i32 %dividend, %divisor
ret i32 %result
}
; CHECK-LABEL: test_udiv32:
; CHECK: xorl
; CHECK: divl
define i32 @test_urem32(i32 %dividend, i32 %divisor) nounwind {
entry:
%result = urem i32 %dividend, %divisor
ret i32 %result
}
; CHECK-LABEL: test_urem32:
; CHECK: xorl
; CHECK: divl