vec-cmp-02.ll
6.78 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
; Test v8i16 comparisons.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z13 | FileCheck %s
; Test eq.
define <8 x i16> @f1(<8 x i16> %dummy, <8 x i16> %val1, <8 x i16> %val2) {
; CHECK-LABEL: f1:
; CHECK: vceqh %v24, %v26, %v28
; CHECK-NEXT: br %r14
%cmp = icmp eq <8 x i16> %val1, %val2
%ret = sext <8 x i1> %cmp to <8 x i16>
ret <8 x i16> %ret
}
; Test ne.
define <8 x i16> @f2(<8 x i16> %dummy, <8 x i16> %val1, <8 x i16> %val2) {
; CHECK-LABEL: f2:
; CHECK: vceqh [[REG:%v[0-9]+]], %v26, %v28
; CHECK-NEXT: vno %v24, [[REG]], [[REG]]
; CHECK-NEXT: br %r14
%cmp = icmp ne <8 x i16> %val1, %val2
%ret = sext <8 x i1> %cmp to <8 x i16>
ret <8 x i16> %ret
}
; Test sgt.
define <8 x i16> @f3(<8 x i16> %dummy, <8 x i16> %val1, <8 x i16> %val2) {
; CHECK-LABEL: f3:
; CHECK: vchh %v24, %v26, %v28
; CHECK-NEXT: br %r14
%cmp = icmp sgt <8 x i16> %val1, %val2
%ret = sext <8 x i1> %cmp to <8 x i16>
ret <8 x i16> %ret
}
; Test sge.
define <8 x i16> @f4(<8 x i16> %dummy, <8 x i16> %val1, <8 x i16> %val2) {
; CHECK-LABEL: f4:
; CHECK: vchh [[REG:%v[0-9]+]], %v28, %v26
; CHECK-NEXT: vno %v24, [[REG]], [[REG]]
; CHECK-NEXT: br %r14
%cmp = icmp sge <8 x i16> %val1, %val2
%ret = sext <8 x i1> %cmp to <8 x i16>
ret <8 x i16> %ret
}
; Test sle.
define <8 x i16> @f5(<8 x i16> %dummy, <8 x i16> %val1, <8 x i16> %val2) {
; CHECK-LABEL: f5:
; CHECK: vchh [[REG:%v[0-9]+]], %v26, %v28
; CHECK-NEXT: vno %v24, [[REG]], [[REG]]
; CHECK-NEXT: br %r14
%cmp = icmp sle <8 x i16> %val1, %val2
%ret = sext <8 x i1> %cmp to <8 x i16>
ret <8 x i16> %ret
}
; Test slt.
define <8 x i16> @f6(<8 x i16> %dummy, <8 x i16> %val1, <8 x i16> %val2) {
; CHECK-LABEL: f6:
; CHECK: vchh %v24, %v28, %v26
; CHECK-NEXT: br %r14
%cmp = icmp slt <8 x i16> %val1, %val2
%ret = sext <8 x i1> %cmp to <8 x i16>
ret <8 x i16> %ret
}
; Test ugt.
define <8 x i16> @f7(<8 x i16> %dummy, <8 x i16> %val1, <8 x i16> %val2) {
; CHECK-LABEL: f7:
; CHECK: vchlh %v24, %v26, %v28
; CHECK-NEXT: br %r14
%cmp = icmp ugt <8 x i16> %val1, %val2
%ret = sext <8 x i1> %cmp to <8 x i16>
ret <8 x i16> %ret
}
; Test uge.
define <8 x i16> @f8(<8 x i16> %dummy, <8 x i16> %val1, <8 x i16> %val2) {
; CHECK-LABEL: f8:
; CHECK: vchlh [[REG:%v[0-9]+]], %v28, %v26
; CHECK-NEXT: vno %v24, [[REG]], [[REG]]
; CHECK-NEXT: br %r14
%cmp = icmp uge <8 x i16> %val1, %val2
%ret = sext <8 x i1> %cmp to <8 x i16>
ret <8 x i16> %ret
}
; Test ule.
define <8 x i16> @f9(<8 x i16> %dummy, <8 x i16> %val1, <8 x i16> %val2) {
; CHECK-LABEL: f9:
; CHECK: vchlh [[REG:%v[0-9]+]], %v26, %v28
; CHECK-NEXT: vno %v24, [[REG]], [[REG]]
; CHECK-NEXT: br %r14
%cmp = icmp ule <8 x i16> %val1, %val2
%ret = sext <8 x i1> %cmp to <8 x i16>
ret <8 x i16> %ret
}
; Test ult.
define <8 x i16> @f10(<8 x i16> %dummy, <8 x i16> %val1, <8 x i16> %val2) {
; CHECK-LABEL: f10:
; CHECK: vchlh %v24, %v28, %v26
; CHECK-NEXT: br %r14
%cmp = icmp ult <8 x i16> %val1, %val2
%ret = sext <8 x i1> %cmp to <8 x i16>
ret <8 x i16> %ret
}
; Test eq selects.
define <8 x i16> @f11(<8 x i16> %val1, <8 x i16> %val2,
<8 x i16> %val3, <8 x i16> %val4) {
; CHECK-LABEL: f11:
; CHECK: vceqh [[REG:%v[0-9]+]], %v24, %v26
; CHECK-NEXT: vsel %v24, %v28, %v30, [[REG]]
; CHECK-NEXT: br %r14
%cmp = icmp eq <8 x i16> %val1, %val2
%ret = select <8 x i1> %cmp, <8 x i16> %val3, <8 x i16> %val4
ret <8 x i16> %ret
}
; Test ne selects.
define <8 x i16> @f12(<8 x i16> %val1, <8 x i16> %val2,
<8 x i16> %val3, <8 x i16> %val4) {
; CHECK-LABEL: f12:
; CHECK: vceqh [[REG:%v[0-9]+]], %v24, %v26
; CHECK-NEXT: vsel %v24, %v30, %v28, [[REG]]
; CHECK-NEXT: br %r14
%cmp = icmp ne <8 x i16> %val1, %val2
%ret = select <8 x i1> %cmp, <8 x i16> %val3, <8 x i16> %val4
ret <8 x i16> %ret
}
; Test sgt selects.
define <8 x i16> @f13(<8 x i16> %val1, <8 x i16> %val2,
<8 x i16> %val3, <8 x i16> %val4) {
; CHECK-LABEL: f13:
; CHECK: vchh [[REG:%v[0-9]+]], %v24, %v26
; CHECK-NEXT: vsel %v24, %v28, %v30, [[REG]]
; CHECK-NEXT: br %r14
%cmp = icmp sgt <8 x i16> %val1, %val2
%ret = select <8 x i1> %cmp, <8 x i16> %val3, <8 x i16> %val4
ret <8 x i16> %ret
}
; Test sge selects.
define <8 x i16> @f14(<8 x i16> %val1, <8 x i16> %val2,
<8 x i16> %val3, <8 x i16> %val4) {
; CHECK-LABEL: f14:
; CHECK: vchh [[REG:%v[0-9]+]], %v26, %v24
; CHECK-NEXT: vsel %v24, %v30, %v28, [[REG]]
; CHECK-NEXT: br %r14
%cmp = icmp sge <8 x i16> %val1, %val2
%ret = select <8 x i1> %cmp, <8 x i16> %val3, <8 x i16> %val4
ret <8 x i16> %ret
}
; Test sle selects.
define <8 x i16> @f15(<8 x i16> %val1, <8 x i16> %val2,
<8 x i16> %val3, <8 x i16> %val4) {
; CHECK-LABEL: f15:
; CHECK: vchh [[REG:%v[0-9]+]], %v24, %v26
; CHECK-NEXT: vsel %v24, %v30, %v28, [[REG]]
; CHECK-NEXT: br %r14
%cmp = icmp sle <8 x i16> %val1, %val2
%ret = select <8 x i1> %cmp, <8 x i16> %val3, <8 x i16> %val4
ret <8 x i16> %ret
}
; Test slt selects.
define <8 x i16> @f16(<8 x i16> %val1, <8 x i16> %val2,
<8 x i16> %val3, <8 x i16> %val4) {
; CHECK-LABEL: f16:
; CHECK: vchh [[REG:%v[0-9]+]], %v26, %v24
; CHECK-NEXT: vsel %v24, %v28, %v30, [[REG]]
; CHECK-NEXT: br %r14
%cmp = icmp slt <8 x i16> %val1, %val2
%ret = select <8 x i1> %cmp, <8 x i16> %val3, <8 x i16> %val4
ret <8 x i16> %ret
}
; Test ugt selects.
define <8 x i16> @f17(<8 x i16> %val1, <8 x i16> %val2,
<8 x i16> %val3, <8 x i16> %val4) {
; CHECK-LABEL: f17:
; CHECK: vchlh [[REG:%v[0-9]+]], %v24, %v26
; CHECK-NEXT: vsel %v24, %v28, %v30, [[REG]]
; CHECK-NEXT: br %r14
%cmp = icmp ugt <8 x i16> %val1, %val2
%ret = select <8 x i1> %cmp, <8 x i16> %val3, <8 x i16> %val4
ret <8 x i16> %ret
}
; Test uge selects.
define <8 x i16> @f18(<8 x i16> %val1, <8 x i16> %val2,
<8 x i16> %val3, <8 x i16> %val4) {
; CHECK-LABEL: f18:
; CHECK: vchlh [[REG:%v[0-9]+]], %v26, %v24
; CHECK-NEXT: vsel %v24, %v30, %v28, [[REG]]
; CHECK-NEXT: br %r14
%cmp = icmp uge <8 x i16> %val1, %val2
%ret = select <8 x i1> %cmp, <8 x i16> %val3, <8 x i16> %val4
ret <8 x i16> %ret
}
; Test ule selects.
define <8 x i16> @f19(<8 x i16> %val1, <8 x i16> %val2,
<8 x i16> %val3, <8 x i16> %val4) {
; CHECK-LABEL: f19:
; CHECK: vchlh [[REG:%v[0-9]+]], %v24, %v26
; CHECK-NEXT: vsel %v24, %v30, %v28, [[REG]]
; CHECK-NEXT: br %r14
%cmp = icmp ule <8 x i16> %val1, %val2
%ret = select <8 x i1> %cmp, <8 x i16> %val3, <8 x i16> %val4
ret <8 x i16> %ret
}
; Test ult selects.
define <8 x i16> @f20(<8 x i16> %val1, <8 x i16> %val2,
<8 x i16> %val3, <8 x i16> %val4) {
; CHECK-LABEL: f20:
; CHECK: vchlh [[REG:%v[0-9]+]], %v26, %v24
; CHECK-NEXT: vsel %v24, %v28, %v30, [[REG]]
; CHECK-NEXT: br %r14
%cmp = icmp ult <8 x i16> %val1, %val2
%ret = select <8 x i1> %cmp, <8 x i16> %val3, <8 x i16> %val4
ret <8 x i16> %ret
}