RegisterInfos_ppc64le.h
23.8 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
//===-- RegisterInfos_ppc64le.h ---------------------------------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
#ifdef DECLARE_REGISTER_INFOS_PPC64LE_STRUCT
#include <stddef.h>
// Computes the offset of the given GPR in the user data area.
#define GPR_OFFSET(regname) (offsetof(GPR, regname))
#define FPR_OFFSET(regname) (offsetof(FPR, regname) + sizeof(GPR))
#define VMX_OFFSET(regname) (offsetof(VMX, regname) + sizeof(GPR) + sizeof(FPR))
#define VSX_OFFSET(regname) \
(offsetof(VSX, regname) + sizeof(GPR) + sizeof(FPR) + sizeof(VMX))
#define GPR_SIZE(regname) (sizeof(((GPR *)NULL)->regname))
#include "Utility/PPC64LE_DWARF_Registers.h"
#include "lldb-ppc64le-register-enums.h"
// Note that the size and offset will be updated by platform-specific classes.
#define DEFINE_GPR(reg, alt, lldb_kind) \
{ \
#reg, alt, GPR_SIZE(reg), GPR_OFFSET(reg), lldb::eEncodingUint, \
lldb::eFormatHex, \
{ppc64le_dwarf::dwarf_##reg##_ppc64le,\
ppc64le_dwarf::dwarf_##reg##_ppc64le,\
lldb_kind, \
LLDB_INVALID_REGNUM, \
gpr_##reg##_ppc64le }, \
NULL, NULL, NULL, 0 \
}
#define DEFINE_FPR(reg, alt, lldb_kind) \
{ \
#reg, alt, 8, FPR_OFFSET(reg), lldb::eEncodingIEEE754, lldb::eFormatFloat, \
{ppc64le_dwarf::dwarf_##reg##_ppc64le, \
ppc64le_dwarf::dwarf_##reg##_ppc64le, lldb_kind, LLDB_INVALID_REGNUM, \
fpr_##reg##_ppc64le }, \
NULL, NULL, NULL, 0 \
}
#define DEFINE_VMX(reg, lldb_kind) \
{ \
#reg, NULL, 16, VMX_OFFSET(reg), lldb::eEncodingVector, \
lldb::eFormatVectorOfUInt32, \
{ppc64le_dwarf::dwarf_##reg##_ppc64le, \
ppc64le_dwarf::dwarf_##reg##_ppc64le, lldb_kind, LLDB_INVALID_REGNUM, \
vmx_##reg##_ppc64le }, \
NULL, NULL, NULL, 0 \
}
#define DEFINE_VSX(reg, lldb_kind) \
{ \
#reg, NULL, 16, VSX_OFFSET(reg), lldb::eEncodingVector, \
lldb::eFormatVectorOfUInt32, \
{ppc64le_dwarf::dwarf_##reg##_ppc64le, \
ppc64le_dwarf::dwarf_##reg##_ppc64le, lldb_kind, LLDB_INVALID_REGNUM, \
vsx_##reg##_ppc64le }, \
NULL, NULL, NULL, 0 \
}
// General purpose registers.
// EH_Frame, Generic, Process Plugin
#define POWERPC_REGS \
DEFINE_GPR(r0, NULL, LLDB_INVALID_REGNUM) \
, DEFINE_GPR(r1, "sp", LLDB_REGNUM_GENERIC_SP), \
DEFINE_GPR(r2, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r3, "arg1", LLDB_REGNUM_GENERIC_ARG1), \
DEFINE_GPR(r4, "arg2", LLDB_REGNUM_GENERIC_ARG2), \
DEFINE_GPR(r5, "arg3", LLDB_REGNUM_GENERIC_ARG3), \
DEFINE_GPR(r6, "arg4", LLDB_REGNUM_GENERIC_ARG4), \
DEFINE_GPR(r7, "arg5", LLDB_REGNUM_GENERIC_ARG5), \
DEFINE_GPR(r8, "arg6", LLDB_REGNUM_GENERIC_ARG6), \
DEFINE_GPR(r9, "arg7", LLDB_REGNUM_GENERIC_ARG7), \
DEFINE_GPR(r10, "arg8", LLDB_REGNUM_GENERIC_ARG8), \
DEFINE_GPR(r11, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r12, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r13, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r14, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r15, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r16, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r17, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r18, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r19, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r20, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r21, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r22, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r23, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r24, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r25, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r26, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r27, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r28, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r29, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r30, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(r31, NULL, LLDB_INVALID_REGNUM), \
DEFINE_GPR(pc, "pc", LLDB_REGNUM_GENERIC_PC), \
DEFINE_GPR(msr, "msr", LLDB_INVALID_REGNUM), \
DEFINE_GPR(origr3, "orig_r3", LLDB_INVALID_REGNUM), \
DEFINE_GPR(ctr, "ctr", LLDB_INVALID_REGNUM), \
DEFINE_GPR(lr, "lr", LLDB_REGNUM_GENERIC_RA), \
DEFINE_GPR(xer, "xer", LLDB_INVALID_REGNUM), \
DEFINE_GPR(cr, "cr", LLDB_REGNUM_GENERIC_FLAGS), \
DEFINE_GPR(softe, "softe", LLDB_INVALID_REGNUM), \
DEFINE_GPR(trap, "trap", LLDB_INVALID_REGNUM), \
DEFINE_FPR(f0, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f1, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f2, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f3, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f4, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f5, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f6, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f7, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f8, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f9, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f10, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f11, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f12, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f13, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f14, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f15, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f16, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f17, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f18, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f19, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f20, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f21, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f22, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f23, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f24, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f25, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f26, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f27, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f28, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f29, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f30, NULL, LLDB_INVALID_REGNUM), \
DEFINE_FPR(f31, NULL, LLDB_INVALID_REGNUM), \
{"fpscr", \
NULL, \
8, \
FPR_OFFSET(fpscr), \
lldb::eEncodingUint, \
lldb::eFormatHex, \
{ppc64le_dwarf::dwarf_fpscr_ppc64le, \
ppc64le_dwarf::dwarf_fpscr_ppc64le, LLDB_INVALID_REGNUM, \
LLDB_INVALID_REGNUM, fpr_fpscr_ppc64le}, \
NULL, \
NULL, \
NULL, \
0}, \
DEFINE_VMX(vr0, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr1, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr2, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr3, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr4, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr5, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr6, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr7, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr8, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr9, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr10, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr11, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr12, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr13, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr14, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr15, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr16, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr17, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr18, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr19, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr20, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr21, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr22, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr23, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr24, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr25, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr26, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr27, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr28, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr29, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr30, LLDB_INVALID_REGNUM), \
DEFINE_VMX(vr31, LLDB_INVALID_REGNUM), \
{"vscr", \
NULL, \
4, \
VMX_OFFSET(vscr), \
lldb::eEncodingUint, \
lldb::eFormatHex, \
{ppc64le_dwarf::dwarf_vscr_ppc64le, ppc64le_dwarf::dwarf_vscr_ppc64le, \
LLDB_INVALID_REGNUM, LLDB_INVALID_REGNUM, vmx_vscr_ppc64le}, \
NULL, \
NULL, \
NULL, \
0}, \
{"vrsave", \
NULL, \
4, \
VMX_OFFSET(vrsave), \
lldb::eEncodingUint, \
lldb::eFormatHex, \
{ppc64le_dwarf::dwarf_vrsave_ppc64le, \
ppc64le_dwarf::dwarf_vrsave_ppc64le, LLDB_INVALID_REGNUM, \
LLDB_INVALID_REGNUM, vmx_vrsave_ppc64le}, \
NULL, \
NULL, \
NULL, \
0}, \
DEFINE_VSX(vs0, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs1, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs2, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs3, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs4, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs5, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs6, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs7, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs8, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs9, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs10, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs11, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs12, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs13, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs14, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs15, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs16, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs17, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs18, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs19, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs20, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs21, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs22, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs23, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs24, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs25, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs26, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs27, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs28, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs29, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs30, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs31, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs32, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs33, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs34, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs35, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs36, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs37, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs38, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs39, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs40, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs41, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs42, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs43, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs44, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs45, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs46, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs47, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs48, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs49, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs50, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs51, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs52, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs53, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs54, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs55, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs56, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs57, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs58, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs59, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs50, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs61, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs62, LLDB_INVALID_REGNUM), \
DEFINE_VSX(vs63, LLDB_INVALID_REGNUM), /* */
typedef struct _GPR {
uint64_t r0;
uint64_t r1;
uint64_t r2;
uint64_t r3;
uint64_t r4;
uint64_t r5;
uint64_t r6;
uint64_t r7;
uint64_t r8;
uint64_t r9;
uint64_t r10;
uint64_t r11;
uint64_t r12;
uint64_t r13;
uint64_t r14;
uint64_t r15;
uint64_t r16;
uint64_t r17;
uint64_t r18;
uint64_t r19;
uint64_t r20;
uint64_t r21;
uint64_t r22;
uint64_t r23;
uint64_t r24;
uint64_t r25;
uint64_t r26;
uint64_t r27;
uint64_t r28;
uint64_t r29;
uint64_t r30;
uint64_t r31;
uint64_t pc;
uint64_t msr;
uint64_t origr3;
uint64_t ctr;
uint64_t lr;
uint64_t xer;
uint64_t cr;
uint64_t softe;
uint64_t trap;
uint64_t pad[3];
} GPR;
typedef struct _FPR {
uint64_t f0;
uint64_t f1;
uint64_t f2;
uint64_t f3;
uint64_t f4;
uint64_t f5;
uint64_t f6;
uint64_t f7;
uint64_t f8;
uint64_t f9;
uint64_t f10;
uint64_t f11;
uint64_t f12;
uint64_t f13;
uint64_t f14;
uint64_t f15;
uint64_t f16;
uint64_t f17;
uint64_t f18;
uint64_t f19;
uint64_t f20;
uint64_t f21;
uint64_t f22;
uint64_t f23;
uint64_t f24;
uint64_t f25;
uint64_t f26;
uint64_t f27;
uint64_t f28;
uint64_t f29;
uint64_t f30;
uint64_t f31;
uint64_t fpscr;
} FPR;
typedef struct _VMX {
uint32_t vr0[4];
uint32_t vr1[4];
uint32_t vr2[4];
uint32_t vr3[4];
uint32_t vr4[4];
uint32_t vr5[4];
uint32_t vr6[4];
uint32_t vr7[4];
uint32_t vr8[4];
uint32_t vr9[4];
uint32_t vr10[4];
uint32_t vr11[4];
uint32_t vr12[4];
uint32_t vr13[4];
uint32_t vr14[4];
uint32_t vr15[4];
uint32_t vr16[4];
uint32_t vr17[4];
uint32_t vr18[4];
uint32_t vr19[4];
uint32_t vr20[4];
uint32_t vr21[4];
uint32_t vr22[4];
uint32_t vr23[4];
uint32_t vr24[4];
uint32_t vr25[4];
uint32_t vr26[4];
uint32_t vr27[4];
uint32_t vr28[4];
uint32_t vr29[4];
uint32_t vr30[4];
uint32_t vr31[4];
uint32_t pad[2];
uint32_t vscr[2];
uint32_t vrsave;
} VMX;
typedef struct _VSX {
uint32_t vs0[4];
uint32_t vs1[4];
uint32_t vs2[4];
uint32_t vs3[4];
uint32_t vs4[4];
uint32_t vs5[4];
uint32_t vs6[4];
uint32_t vs7[4];
uint32_t vs8[4];
uint32_t vs9[4];
uint32_t vs10[4];
uint32_t vs11[4];
uint32_t vs12[4];
uint32_t vs13[4];
uint32_t vs14[4];
uint32_t vs15[4];
uint32_t vs16[4];
uint32_t vs17[4];
uint32_t vs18[4];
uint32_t vs19[4];
uint32_t vs20[4];
uint32_t vs21[4];
uint32_t vs22[4];
uint32_t vs23[4];
uint32_t vs24[4];
uint32_t vs25[4];
uint32_t vs26[4];
uint32_t vs27[4];
uint32_t vs28[4];
uint32_t vs29[4];
uint32_t vs30[4];
uint32_t vs31[4];
uint32_t vs32[4];
uint32_t vs33[4];
uint32_t vs34[4];
uint32_t vs35[4];
uint32_t vs36[4];
uint32_t vs37[4];
uint32_t vs38[4];
uint32_t vs39[4];
uint32_t vs40[4];
uint32_t vs41[4];
uint32_t vs42[4];
uint32_t vs43[4];
uint32_t vs44[4];
uint32_t vs45[4];
uint32_t vs46[4];
uint32_t vs47[4];
uint32_t vs48[4];
uint32_t vs49[4];
uint32_t vs50[4];
uint32_t vs51[4];
uint32_t vs52[4];
uint32_t vs53[4];
uint32_t vs54[4];
uint32_t vs55[4];
uint32_t vs56[4];
uint32_t vs57[4];
uint32_t vs58[4];
uint32_t vs59[4];
uint32_t vs60[4];
uint32_t vs61[4];
uint32_t vs62[4];
uint32_t vs63[4];
} VSX;
static lldb_private::RegisterInfo g_register_infos_ppc64le[] = {
POWERPC_REGS
};
static_assert((sizeof(g_register_infos_ppc64le) /
sizeof(g_register_infos_ppc64le[0])) ==
k_num_registers_ppc64le,
"g_register_infos_powerpc64 has wrong number of register infos");
#undef DEFINE_FPR
#undef DEFINE_GPR
#undef DEFINE_VMX
#undef DEFINE_VSX
#endif // DECLARE_REGISTER_INFOS_PPC64LE_STRUCT