select-memop-v256.mir
6.58 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
# RUN: llc -mtriple=x86_64-linux-gnu -mattr=+avx -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s --check-prefix=ALL --check-prefix=NO_AVX512VL --check-prefix=NO_AVX512F --check-prefix=AVX
# RUN: llc -mtriple=x86_64-linux-gnu -mattr=+avx512f -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s --check-prefix=ALL --check-prefix=NO_AVX512VL --check-prefix=AVX512ALL --check-prefix=AVX512F
# RUN: llc -mtriple=x86_64-linux-gnu -mattr=+avx512f -mattr=+avx512vl -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s --check-prefix=ALL --check-prefix=AVX512ALL --check-prefix=AVX512VL
--- |
define <8 x i32> @test_load_v8i32_noalign(<8 x i32>* %p1) {
%r = load <8 x i32>, <8 x i32>* %p1, align 1
ret <8 x i32> %r
}
define <8 x i32> @test_load_v8i32_align(<8 x i32>* %p1) {
%r = load <8 x i32>, <8 x i32>* %p1, align 32
ret <8 x i32> %r
}
define void @test_store_v8i32_noalign(<8 x i32> %val, <8 x i32>* %p1) {
store <8 x i32> %val, <8 x i32>* %p1, align 1
ret void
}
define void @test_store_v8i32_align(<8 x i32> %val, <8 x i32>* %p1) {
store <8 x i32> %val, <8 x i32>* %p1, align 32
ret void
}
...
---
name: test_load_v8i32_noalign
# ALL-LABEL: name: test_load_v8i32_noalign
alignment: 16
legalized: true
regBankSelected: true
# NO_AVX512F: registers:
# NO_AVX512F-NEXT: - { id: 0, class: gr64, preferred-register: '' }
# NO_AVX512F-NEXT: - { id: 1, class: vr256, preferred-register: '' }
#
# AVX512ALL: registers:
# AVX512ALL-NEXT: - { id: 0, class: gr64, preferred-register: '' }
# AVX512ALL-NEXT: - { id: 1, class: vr256x, preferred-register: '' }
registers:
- { id: 0, class: gpr }
- { id: 1, class: vecr }
# NO_AVX512F: %0:gr64 = COPY $rdi
# NO_AVX512F-NEXT: %1:vr256 = VMOVUPSYrm %0, 1, $noreg, 0, $noreg :: (load 32 from %ir.p1, align 1)
# NO_AVX512F-NEXT: $ymm0 = COPY %1
# NO_AVX512F-NEXT: RET 0, implicit $ymm0
#
# AVX512F: %0:gr64 = COPY $rdi
# AVX512F-NEXT: %1:vr256x = VMOVUPSZ256rm_NOVLX %0, 1, $noreg, 0, $noreg :: (load 32 from %ir.p1, align 1)
# AVX512F-NEXT: $ymm0 = COPY %1
# AVX512F-NEXT: RET 0, implicit $ymm0
#
# AVX512VL: %0:gr64 = COPY $rdi
# AVX512VL-NEXT: %1:vr256x = VMOVUPSZ256rm %0, 1, $noreg, 0, $noreg :: (load 32 from %ir.p1, align 1)
# AVX512VL-NEXT: $ymm0 = COPY %1
# AVX512VL-NEXT: RET 0, implicit $ymm0
body: |
bb.1 (%ir-block.0):
liveins: $rdi
%0(p0) = COPY $rdi
%1(<8 x s32>) = G_LOAD %0(p0) :: (load 32 from %ir.p1, align 1)
$ymm0 = COPY %1(<8 x s32>)
RET 0, implicit $ymm0
...
---
name: test_load_v8i32_align
# ALL-LABEL: name: test_load_v8i32_align
alignment: 16
legalized: true
regBankSelected: true
registers:
- { id: 0, class: gpr }
- { id: 1, class: vecr }
# NO_AVX512F: %0:gr64 = COPY $rdi
# NO_AVX512F-NEXT: %1:vr256 = VMOVAPSYrm %0, 1, $noreg, 0, $noreg :: (load 32 from %ir.p1)
# NO_AVX512F-NEXT: $ymm0 = COPY %1
# NO_AVX512F-NEXT: RET 0, implicit $ymm0
#
# AVX512F: %0:gr64 = COPY $rdi
# AVX512F-NEXT: %1:vr256x = VMOVAPSZ256rm_NOVLX %0, 1, $noreg, 0, $noreg :: (load 32 from %ir.p1)
# AVX512F-NEXT: $ymm0 = COPY %1
# AVX512F-NEXT: RET 0, implicit $ymm0
#
# AVX512VL: %0:gr64 = COPY $rdi
# AVX512VL-NEXT: %1:vr256x = VMOVAPSZ256rm %0, 1, $noreg, 0, $noreg :: (load 32 from %ir.p1)
# AVX512VL-NEXT: $ymm0 = COPY %1
# AVX512VL-NEXT: RET 0, implicit $ymm0
body: |
bb.1 (%ir-block.0):
liveins: $rdi
%0(p0) = COPY $rdi
%1(<8 x s32>) = G_LOAD %0(p0) :: (load 32 from %ir.p1)
$ymm0 = COPY %1(<8 x s32>)
RET 0, implicit $ymm0
...
---
name: test_store_v8i32_noalign
# ALL-LABEL: name: test_store_v8i32_noalign
alignment: 16
legalized: true
regBankSelected: true
# NO_AVX512F: registers:
# NO_AVX512F-NEXT: - { id: 0, class: vr256, preferred-register: '' }
# NO_AVX512F-NEXT: - { id: 1, class: gr64, preferred-register: '' }
#
# AVX512ALL: registers:
# AVX512ALL-NEXT: - { id: 0, class: vr256x, preferred-register: '' }
# AVX512ALL-NEXT: - { id: 1, class: gr64, preferred-register: '' }
registers:
- { id: 0, class: vecr }
- { id: 1, class: gpr }
# NO_AVX512F: %0:vr256 = COPY $ymm0
# NO_AVX512F-NEXT: %1:gr64 = COPY $rdi
# NO_AVX512F-NEXT: VMOVUPSYmr %1, 1, $noreg, 0, $noreg, %0 :: (store 32 into %ir.p1, align 1)
# NO_AVX512F-NEXT: RET 0
#
# AVX512F: %0:vr256x = COPY $ymm0
# AVX512F-NEXT: %1:gr64 = COPY $rdi
# AVX512F-NEXT: VMOVUPSZ256mr_NOVLX %1, 1, $noreg, 0, $noreg, %0 :: (store 32 into %ir.p1, align 1)
# AVX512F-NEXT: RET 0
#
# AVX512VL: %0:vr256x = COPY $ymm0
# AVX512VL-NEXT: %1:gr64 = COPY $rdi
# AVX512VL-NEXT: VMOVUPSZ256mr %1, 1, $noreg, 0, $noreg, %0 :: (store 32 into %ir.p1, align 1)
# AVX512VL-NEXT: RET 0
body: |
bb.1 (%ir-block.0):
liveins: $rdi, $ymm0
%0(<8 x s32>) = COPY $ymm0
%1(p0) = COPY $rdi
G_STORE %0(<8 x s32>), %1(p0) :: (store 32 into %ir.p1, align 1)
RET 0
...
---
name: test_store_v8i32_align
# ALL-LABEL: name: test_store_v8i32_align
alignment: 16
legalized: true
regBankSelected: true
# NO_AVX512F: registers:
# NO_AVX512F-NEXT: - { id: 0, class: vr256, preferred-register: '' }
# NO_AVX512F-NEXT: - { id: 1, class: gr64, preferred-register: '' }
#
# AVX512ALL: registers:
# AVX512ALL-NEXT: - { id: 0, class: vr256x, preferred-register: '' }
# AVX512ALL-NEXT: - { id: 1, class: gr64, preferred-register: '' }
registers:
- { id: 0, class: vecr }
- { id: 1, class: gpr }
# NO_AVX512F: %0:vr256 = COPY $ymm0
# NO_AVX512F-NEXT: %1:gr64 = COPY $rdi
# NO_AVX512F-NEXT: VMOVAPSYmr %1, 1, $noreg, 0, $noreg, %0 :: (store 32 into %ir.p1)
# NO_AVX512F-NEXT: RET 0
#
# AVX512F: %0:vr256x = COPY $ymm0
# AVX512F-NEXT: %1:gr64 = COPY $rdi
# AVX512F-NEXT: VMOVAPSZ256mr_NOVLX %1, 1, $noreg, 0, $noreg, %0 :: (store 32 into %ir.p1)
# AVX512F-NEXT: RET 0
#
# AVX512VL: %0:vr256x = COPY $ymm0
# AVX512VL-NEXT: %1:gr64 = COPY $rdi
# AVX512VL-NEXT: VMOVAPSZ256mr %1, 1, $noreg, 0, $noreg, %0 :: (store 32 into %ir.p1)
# AVX512VL-NEXT: RET 0
body: |
bb.1 (%ir-block.0):
liveins: $rdi, $ymm0
%0(<8 x s32>) = COPY $ymm0
%1(p0) = COPY $rdi
G_STORE %0(<8 x s32>), %1(p0) :: (store 32 into %ir.p1)
RET 0
...