setcc-not.ll
2.86 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
; RUN: llc -march=hexagon < %s | FileCheck %s
; CHECK-LABEL: test_00
; CHECK: [[P00:p[0-9]+]] = vcmpb.eq(r1:0,r3:2)
; CHECK: [[P01:p[0-9]+]] = not([[P00]])
; CHECK: r1:0 = mask([[P01]])
; CHECK: jumpr r31
define <8 x i8> @test_00(<8 x i8> %a0, <8 x i8> %a1) #0 {
%v0 = icmp ne <8 x i8> %a0, %a1
%v1 = sext <8 x i1> %v0 to <8 x i8>
ret <8 x i8> %v1
}
; CHECK-LABEL: test_01
; CHECK: [[P00:p[0-9]+]] = vcmpb.gt(r1:0,r3:2)
; CHECK: [[P01:p[0-9]+]] = not([[P00]])
; CHECK: r1:0 = mask([[P01]])
; CHECK: jumpr r31
define <8 x i8> @test_01(<8 x i8> %a0, <8 x i8> %a1) #0 {
%v0 = icmp sle <8 x i8> %a0, %a1
%v1 = sext <8 x i1> %v0 to <8 x i8>
ret <8 x i8> %v1
}
; CHECK-LABEL: test_02
; CHECK: [[P00:p[0-9]+]] = vcmpb.gtu(r1:0,r3:2)
; CHECK: [[P01:p[0-9]+]] = not([[P00]])
; CHECK: r1:0 = mask([[P01]])
; CHECK: jumpr r31
define <8 x i8> @test_02(<8 x i8> %a0, <8 x i8> %a1) #0 {
%v0 = icmp ule <8 x i8> %a0, %a1
%v1 = sext <8 x i1> %v0 to <8 x i8>
ret <8 x i8> %v1
}
; CHECK-LABEL: test_10
; CHECK: [[P00:p[0-9]+]] = vcmph.eq(r1:0,r3:2)
; CHECK: [[P01:p[0-9]+]] = not([[P00]])
; CHECK: r1:0 = mask([[P01]])
; CHECK: jumpr r31
define <4 x i16> @test_10(<4 x i16> %a0, <4 x i16> %a1) #0 {
%v0 = icmp ne <4 x i16> %a0, %a1
%v1 = sext <4 x i1> %v0 to <4 x i16>
ret <4 x i16> %v1
}
; CHECK-LABEL: test_11
; CHECK: [[P00:p[0-9]+]] = vcmph.gt(r1:0,r3:2)
; CHECK: [[P01:p[0-9]+]] = not([[P00]])
; CHECK: r1:0 = mask([[P01]])
; CHECK: jumpr r31
define <4 x i16> @test_11(<4 x i16> %a0, <4 x i16> %a1) #0 {
%v0 = icmp sle <4 x i16> %a0, %a1
%v1 = sext <4 x i1> %v0 to <4 x i16>
ret <4 x i16> %v1
}
; CHECK-LABEL: test_12
; CHECK: [[P00:p[0-9]+]] = vcmph.gtu(r1:0,r3:2)
; CHECK: [[P01:p[0-9]+]] = not([[P00]])
; CHECK: r1:0 = mask([[P01]])
; CHECK: jumpr r31
define <4 x i16> @test_12(<4 x i16> %a0, <4 x i16> %a1) #0 {
%v0 = icmp ule <4 x i16> %a0, %a1
%v1 = sext <4 x i1> %v0 to <4 x i16>
ret <4 x i16> %v1
}
; CHECK-LABEL: test_20
; CHECK: [[P00:p[0-9]+]] = vcmpw.eq(r1:0,r3:2)
; CHECK: [[P01:p[0-9]+]] = not([[P00]])
; CHECK: r1:0 = mask([[P01]])
; CHECK: jumpr r31
define <2 x i32> @test_20(<2 x i32> %a0, <2 x i32> %a1) #0 {
%v0 = icmp ne <2 x i32> %a0, %a1
%v1 = sext <2 x i1> %v0 to <2 x i32>
ret <2 x i32> %v1
}
; CHECK-LABEL: test_21
; CHECK: [[P00:p[0-9]+]] = vcmpw.gt(r1:0,r3:2)
; CHECK: [[P01:p[0-9]+]] = not([[P00]])
; CHECK: r1:0 = mask([[P01]])
; CHECK: jumpr r31
define <2 x i32> @test_21(<2 x i32> %a0, <2 x i32> %a1) #0 {
%v0 = icmp sle <2 x i32> %a0, %a1
%v1 = sext <2 x i1> %v0 to <2 x i32>
ret <2 x i32> %v1
}
; CHECK-LABEL: test_22
; CHECK: [[P00:p[0-9]+]] = vcmpw.gtu(r1:0,r3:2)
; CHECK: [[P01:p[0-9]+]] = not([[P00]])
; CHECK: r1:0 = mask([[P01]])
; CHECK: jumpr r31
define <2 x i32> @test_22(<2 x i32> %a0, <2 x i32> %a1) #0 {
%v0 = icmp ule <2 x i32> %a0, %a1
%v1 = sext <2 x i1> %v0 to <2 x i32>
ret <2 x i32> %v1
}
attributes #0 = { nounwind readnone }