VECallingConv.td
3.41 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
//===-- VECallingConv.td - Calling Conventions VE ----------*- tablegen -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This describes the calling conventions for the VE architectures.
//
//===----------------------------------------------------------------------===//
//===----------------------------------------------------------------------===//
// Aurora VE
//===----------------------------------------------------------------------===//
def CC_VE_C_Stack: CallingConv<[
// F128 are assigned to the stack in 16-byte aligned units
CCIfType<[f128], CCAssignToStackWithShadow<16, 16, [SX7]>>,
// All of the rest are assigned to the stack in 8-byte aligned units.
CCAssignToStack<0, 8>
]>;
def CC_VE : CallingConv<[
// All arguments get passed in generic registers if there is space.
// Promote i1/i8/i16/i32 arguments to i64.
CCIfType<[i1, i8, i16, i32], CCPromoteToType<i64>>,
// Convert float arguments to i64 with padding.
// 63 31 0
// +------+------+
// | float| 0 |
// +------+------+
CCIfType<[f32], CCBitConvertToType<i64>>,
// bool, char, int, enum, long, long long, float, double
// --> generic 64 bit registers
CCIfType<[i64, f64],
CCAssignToReg<[SX0, SX1, SX2, SX3, SX4, SX5, SX6, SX7]>>,
// long double --> pair of generic 64 bit registers
//
// NOTE: If Q1 is allocated while SX1 is free, llvm tries to allocate SX1 for
// following operands, this masks SX1 to avoid such behavior.
CCIfType<[f128],
CCAssignToRegWithShadow<[Q0, Q1, Q2, Q3],
[SX0, SX1, SX3, SX5]>>,
// Alternatively, they are assigned to the stack in 8-byte aligned units.
CCDelegateTo<CC_VE_C_Stack>
]>;
// All arguments get passed in stack for varargs function or non-prototyped
// function.
def CC_VE2 : CallingConv<[
// Promote i1/i8/i16/i32 arguments to i64.
CCIfType<[i1, i8, i16, i32], CCPromoteToType<i64>>,
// Convert float arguments to i64 with padding.
// 63 31 0
// +------+------+
// | float| 0 |
// +------+------+
CCIfType<[f32], CCBitConvertToType<i64>>,
// F128 are assigned to the stack in 16-byte aligned units
CCIfType<[f128], CCAssignToStack<16, 16>>,
CCAssignToStack<0, 8>
]>;
def RetCC_VE : CallingConv<[
// Promote i1/i8/i16/i32 return values to i64.
CCIfType<[i1, i8, i16, i32], CCPromoteToType<i64>>,
// Convert float return values to i64 with padding.
// 63 31 0
// +------+------+
// | float| 0 |
// +------+------+
CCIfType<[f32], CCBitConvertToType<i64>>,
// bool, char, int, enum, long, long long, float, double
// --> generic 64 bit registers
CCIfType<[i64, f64],
CCAssignToReg<[SX0, SX1, SX2, SX3, SX4, SX5, SX6, SX7]>>,
// long double --> pair of generic 64 bit registers
CCIfType<[f128],
CCAssignToRegWithShadow<[Q0, Q1, Q2, Q3],
[SX0, SX1, SX3, SX5]>>,
]>;
// Callee-saved registers
def CSR : CalleeSavedRegs<(add (sequence "SX%u", 18, 33))>;
def CSR_NoRegs : CalleeSavedRegs<(add)>;
// PreserveAll (clobbers s62,s63) - used for ve_grow_stack
def CSR_preserve_all : CalleeSavedRegs<(add (sequence "SX%u", 0, 61))>;