aix32-cc-abi-vaarg.ll
17.7 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
; RUN: llc -O2 -mtriple powerpc-ibm-aix-xcoff -stop-after=machine-cp -verify-machineinstrs < %s | \
; RUN: FileCheck --check-prefixes=CHECK,32BIT %s
; RUN: llc -O2 -verify-machineinstrs -mcpu=pwr4 -mattr=-altivec \
; RUN: -mtriple powerpc-ibm-aix-xcoff < %s | \
; RUN: FileCheck --check-prefixes=CHECKASM,ASM32 %s
define i32 @int_va_arg(i32 %a, ...) local_unnamed_addr {
entry:
%arg1 = alloca i8*, align 4
%arg2 = alloca i8*, align 4
%0 = bitcast i8** %arg1 to i8*
call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
%1 = bitcast i8** %arg2 to i8*
call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
call void @llvm.va_start(i8* nonnull %0)
call void @llvm.va_copy(i8* nonnull %1, i8* nonnull %0)
%argp.cur = load i8*, i8** %arg1, align 4
%argp.next = getelementptr inbounds i8, i8* %argp.cur, i32 4
store i8* %argp.next, i8** %arg1, align 4
%2 = bitcast i8* %argp.cur to i32*
%3 = load i32, i32* %2, align 4
%add = add nsw i32 %3, %a
%argp.cur2 = load i8*, i8** %arg2, align 4
%argp.next3 = getelementptr inbounds i8, i8* %argp.cur2, i32 4
store i8* %argp.next3, i8** %arg2, align 4
%4 = bitcast i8* %argp.cur2 to i32*
%5 = load i32, i32* %4, align 4
%mul = shl i32 %5, 1
%add4 = add nsw i32 %add, %mul
call void @llvm.va_end(i8* nonnull %0)
call void @llvm.va_end(i8* nonnull %1)
call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %1)
call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %0)
ret i32 %add4
}
declare void @llvm.lifetime.start.p0i8(i64 immarg, i8* nocapture)
declare void @llvm.va_start(i8*)
declare void @llvm.va_copy(i8*, i8*)
declare void @llvm.va_end(i8*)
declare void @llvm.lifetime.end.p0i8(i64 immarg, i8* nocapture)
; 32BIT-LABEL: name: int_va_arg
; 32BIT-LABEL; liveins:
; 32BIT-DAG: - { reg: '$r3', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r4', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r5', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r6', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r7', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r8', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r9', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r10', virtual-reg: '' }
; 32BIT-LABEL: fixedStack:
; 32BIT-DAG: - { id: 0, type: default, offset: 28, size: 4
; 32BIT-LABEL: stack:
; 32BIT-DAG: - { id: 0, name: arg1, type: default, offset: 0, size: 4
; 32BIT-DAG: - { id: 1, name: arg2, type: default, offset: 0, size: 4
; 32BIT-LABEL: body: |
; 32BIT-DAG: liveins: $r3, $r4, $r5, $r6, $r7, $r8, $r9, $r10
; 32BIT-DAG: STW killed renamable $r4, 0, %fixed-stack.0 :: (store 4 into %fixed-stack.0)
; 32BIT-DAG: STW killed renamable $r5, 4, %fixed-stack.0 :: (store 4 into %fixed-stack.0 + 4)
; 32BIT-DAG: STW killed renamable $r6, 8, %fixed-stack.0 :: (store 4)
; 32BIT-DAG: STW killed renamable $r7, 12, %fixed-stack.0 :: (store 4)
; 32BIT-DAG: STW killed renamable $r8, 16, %fixed-stack.0 :: (store 4)
; 32BIT-DAG: STW killed renamable $r9, 20, %fixed-stack.0 :: (store 4)
; 32BIT-DAG: STW killed renamable $r10, 24, %fixed-stack.0 :: (store 4)
; 32BIT-DAG: STW killed renamable $r4, 0, %stack.1.arg2 :: (store 4 into %ir.arg2)
; 32BIT-DAG: renamable $r4 = ADDI %fixed-stack.0, 4
; 32BIT-DAG: STW killed renamable $r11, 0, %stack.1.arg2 :: (store 4 into %ir.1)
; 32BIT-DAG: renamable $r11 = ADDI %fixed-stack.0, 0
; 32BIT-DAG: STW renamable $r11, 0, %stack.0.arg1 :: (store 4 into %ir.0)
; 32BIT-DAG: STW renamable $r4, 0, %stack.0.arg1 :: (store 4 into %ir.arg1)
; 32BIT-DAG: renamable $r6 = LWZ 0, %fixed-stack.0 :: (load 4 from %ir.2)
; 32BIT-DAG: renamable $r4 = LWZ 0, %fixed-stack.0 :: (load 4 from %ir.4)
; 32BIT-DAG: renamable $r3 = nsw ADD4 killed renamable $r6, killed renamable $r3
; 32BIT-DAG: renamable $r3 = nsw ADD4 killed renamable $r3, killed renamable $r4
; 32BIT-DAG: BLR implicit $lr, implicit $rm, implicit $r3
; ASM32-LABEL: .int_va_arg:
; set up fixed stack frame for incoming va_args r4->r10
; ASM32-DAG: stw 4, 28(1)
; ASM32-DAG: stw 5, 32(1)
; ASM32-DAG: stw 6, 36(1)
; ASM32-DAG: stw 7, 40(1)
; ASM32-DAG: stw 8, 44(1)
; ASM32-DAG: stw 9, 48(1)
; ASM32-DAG: stw 10, 52(1)
; load of arg1 from fixed stack offset
; ASM32-DAG: lwz [[ARG1:[0-9]+]], 28(1)
; va_copy load of arg2 from fixed stack offset
; ASM32-DAG: lwz [[ARG2:[0-9]+]], 28(1)
; ASM32-DAG: blr
define i32 @int_stack_va_arg(i32 %one, i32 %two, i32 %three, i32 %four, i32 %five, i32 %six, i32 %seven, i32 %eight, ...) local_unnamed_addr {
entry:
%arg1 = alloca i8*, align 4
%arg2 = alloca i8*, align 4
%0 = bitcast i8** %arg1 to i8*
call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
%1 = bitcast i8** %arg2 to i8*
call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
call void @llvm.va_start(i8* nonnull %0)
call void @llvm.va_copy(i8* nonnull %1, i8* nonnull %0)
%add = add nsw i32 %two, %one
%add2 = add nsw i32 %add, %three
%add3 = add nsw i32 %add2, %four
%add4 = add nsw i32 %add3, %five
%add5 = add nsw i32 %add4, %six
%add6 = add nsw i32 %add5, %seven
%add7 = add nsw i32 %add6, %eight
%argp.cur = load i8*, i8** %arg1, align 4
%argp.next = getelementptr inbounds i8, i8* %argp.cur, i32 4
store i8* %argp.next, i8** %arg1, align 4
%2 = bitcast i8* %argp.cur to i32*
%3 = load i32, i32* %2, align 4
%add8 = add nsw i32 %add7, %3
%argp.cur9 = load i8*, i8** %arg2, align 4
%argp.next10 = getelementptr inbounds i8, i8* %argp.cur9, i32 4
store i8* %argp.next10, i8** %arg2, align 4
%4 = bitcast i8* %argp.cur9 to i32*
%5 = load i32, i32* %4, align 4
%mul = shl i32 %5, 1
%add11 = add nsw i32 %add8, %mul
call void @llvm.va_end(i8* nonnull %0)
call void @llvm.va_end(i8* nonnull %1)
call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %1)
call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %0)
ret i32 %add11
}
; 32BIT-LABEL: name: int_stack_va_arg
; 32BIT-LABEL: liveins:
; 32BIT-DAG: - { reg: '$r3', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r4', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r5', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r6', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r7', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r8', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r9', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r10', virtual-reg: '' }
; 32BIT-LABEL: fixedStack:
; 32BIT-DAG: - { id: 0, type: default, offset: 56, size: 4
; 32BIT-LABEL: stack:
; 32BIT-DAG: - { id: 0, name: arg1, type: default, offset: 0, size: 4
; 32BIT-DAG: - { id: 1, name: arg2, type: default, offset: 0, size: 4
; 32BIT-LABEL: body: |
; 32BIT-DAG: liveins: $r3, $r4, $r5, $r6, $r7, $r8, $r9, $r10
; 32BIT-DAG: renamable $r3 = nsw ADD4 killed renamable $r3, killed renamable $r4
; 32BIT-DAG: renamable $r3 = nsw ADD4 killed renamable $r3, killed renamable $r5
; 32BIT-DAG: renamable $r3 = nsw ADD4 killed renamable $r3, killed renamable $r6
; 32BIT-DAG: renamable $r3 = nsw ADD4 killed renamable $r3, killed renamable $r7
; 32BIT-DAG: renamable $r3 = nsw ADD4 killed renamable $r3, killed renamable $r8
; 32BIT-DAG: renamable $r3 = nsw ADD4 killed renamable $r3, killed renamable $r9
; 32BIT-DAG: renamable $r3 = nsw ADD4 killed renamable $r3, killed renamable $r10
; 32BIT-DAG: renamable $r3 = nsw ADD4 killed renamable $r4, killed renamable $r3
; 32BIT-DAG: renamable $r4 = ADDI %fixed-stack.0, 0
; 32BIT-DAG: STW killed renamable $r4, 0, %stack.0.arg1 :: (store 4 into %ir.arg1)
; 32BIT-DAG: renamable $r3 = nsw ADD4 killed renamable $r3, renamable $r4
; 32BIT-DAG: renamable $r4 = LWZ 0, %fixed-stack.0 :: (load 4 from %ir.4, align 8)
; 32BIT-DAG: renamable $r11 = LI 4
; 32BIT-DAG: BLR implicit $lr, implicit $rm, implicit $r3
; ASM32-LABEL: .int_stack_va_arg:
; ASM32-DAG: add 3, 4, 3
; ASM32-DAG: add 3, 3, 5
; ASM32-DAG: add 3, 3, 6
; ASM32-DAG: add 3, 3, 7
; ASM32-DAG: add 3, 3, 8
; ASM32-DAG: add 3, 3, 9
; ASM32-DAG: add 3, 3, 10
; ASM32-DAG: lwz [[ARG1:[0-9]+]], 56(1)
; ASM32-DAG: li [[ARG2:[0-9]+]], [[ARG1]]
; ASM32-DAG: add 3, 3, [[ARG1:[0-9]+]]
; ASM32-DAG: add 3, 3, [[ARG2:[0-9]+]]
; ASM32-DAG: blr
define double @double_va_arg(double %a, ...) local_unnamed_addr {
entry:
%arg1 = alloca i8*, align 4
%arg2 = alloca i8*, align 4
%0 = bitcast i8** %arg1 to i8*
call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
%1 = bitcast i8** %arg2 to i8*
call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
call void @llvm.va_start(i8* nonnull %0)
call void @llvm.va_copy(i8* nonnull %1, i8* nonnull %0)
%argp.cur = load i8*, i8** %arg1, align 4
%argp.next = getelementptr inbounds i8, i8* %argp.cur, i32 8
store i8* %argp.next, i8** %arg1, align 4
%2 = bitcast i8* %argp.cur to double*
%3 = load double, double* %2, align 4
%add = fadd double %3, %a
%argp.cur2 = load i8*, i8** %arg2, align 4
%argp.next3 = getelementptr inbounds i8, i8* %argp.cur2, i32 8
store i8* %argp.next3, i8** %arg2, align 4
%4 = bitcast i8* %argp.cur2 to double*
%5 = load double, double* %4, align 4
%mul = fmul double %5, 2.000000e+00
%add4 = fadd double %add, %mul
call void @llvm.va_end(i8* nonnull %0)
call void @llvm.va_end(i8* nonnull %1)
call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %1)
call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %0)
ret double %add4
}
; 32BIT-LABEL: name: double_va_arg
; 32BIT-LABEL: liveins:
; 32BIT-DAG: - { reg: '$f1', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r5', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r6', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r7', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r8', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r9', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$r10', virtual-reg: '' }
; 32BIT-LABEL: fixedStack:
; 32BIT-DAG: - { id: 0, type: default, offset: 32, size: 4
; 32BIT-LABEL: stack:
; 32BIT-DAG: - { id: 0, name: arg1, type: default, offset: 0, size: 4
; 32BIT-DAG: - { id: 1, name: arg2, type: default, offset: 0, size: 4
; 32BIT-LABEL: body: |
; 32BIT-DAG: liveins: $f1, $r5, $r6, $r7, $r8, $r9, $r10
; 32BIT-DAG: renamable $r3 = ADDI %fixed-stack.0, 0
; 32BIT-DAG: STW renamable $r5, 0, %fixed-stack.0 :: (store 4 into %fixed-stack.0, align 16)
; 32BIT-DAG: STW renamable $r6, 4, %fixed-stack.0 :: (store 4 into %fixed-stack.0 + 4)
; 32BIT-DAG: STW killed renamable $r7, 8, %fixed-stack.0 :: (store 4 into %fixed-stack.0 + 8, align 8)
; 32BIT-DAG: STW killed renamable $r8, 12, %fixed-stack.0 :: (store 4)
; 32BIT-DAG: STW killed renamable $r9, 16, %fixed-stack.0 :: (store 4 into %fixed-stack.0 + 16, align 16)
; 32BIT-DAG: STW killed renamable $r10, 20, %fixed-stack.0 :: (store 4)
; 32BIT-DAG: STW renamable $r3, 0, %stack.0.arg1 :: (store 4 into %ir.0)
; 32BIT-DAG: STW killed renamable $r3, 0, %stack.1.arg2 :: (store 4 into %ir.1)
; 32BIT-DAG: BLR implicit $lr, implicit $rm, implicit $f1
; ASM32-LABEL: .double_va_arg:
; ASM32-DAG: stw 5, 32(1)
; ASM32-DAG: stw 6, 36(1)
; ASM32-DAG: stw 7, 40(1)
; ASM32-DAG: stw 8, 44(1)
; ASM32-DAG: stw 9, 48(1)
; ASM32-DAG: stw 10, 52(1)
; ASM32-DAG: stw [[ARG1A:[0-9]+]], -12(1)
; ASM32-DAG: stw [[ARG1B:[0-9]+]], -16(1)
; ASM32-DAG: stw [[ARG2A:[0-9]+]], -20(1)
; ASM32-DAG: stw [[ARG2B:[0-9]+]], -24(1)
; ASM32-DAG: lfd [[ARG1:[0-9]+]], -16(1)
; ASM32-DAG: fadd 0, [[ARG1]], 1
; ASM32-DAG: fadd 1, 1, 1
; ASM32-DAG: lfd [[ARG2:[0-9]+]], -24(1)
; ASM32-DAG: fadd 1, 0, [[ARG2]]
; ASM32-DAG: blr
define double @double_stack_va_arg(double %one, double %two, double %three, double %four, double %five, double %six, double %seven, double %eight, double %nine, double %ten, double %eleven, double %twelve, double %thirteen, ...) local_unnamed_addr {
entry:
%arg1 = alloca i8*, align 4
%arg2 = alloca i8*, align 4
%0 = bitcast i8** %arg1 to i8*
call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %0)
%1 = bitcast i8** %arg2 to i8*
call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %1)
call void @llvm.va_start(i8* nonnull %0)
call void @llvm.va_copy(i8* nonnull %1, i8* nonnull %0)
%add = fadd double %one, %two
%add2 = fadd double %add, %three
%add3 = fadd double %add2, %four
%add4 = fadd double %add3, %five
%add5 = fadd double %add4, %six
%add6 = fadd double %add5, %seven
%add7 = fadd double %add6, %eight
%add8 = fadd double %add7, %nine
%add9 = fadd double %add8, %ten
%add10 = fadd double %add9, %eleven
%add11 = fadd double %add10, %twelve
%add12 = fadd double %add11, %thirteen
%2 = bitcast i8** %arg1 to double**
%argp.cur1 = load double*, double** %2, align 4
%3 = load double, double* %argp.cur1, align 4
%add13 = fadd double %add12, %3
%4 = bitcast i8** %arg2 to double**
%argp.cur142 = load double*, double** %4, align 4
%5 = load double, double* %argp.cur142, align 4
%mul = fmul double %5, 2.000000e+00
%add16 = fadd double %add13, %mul
call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %1)
call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %0)
ret double %add16
}
; 32BIT-LABEL: name: double_stack_va_arg
; 32BIT-LABEL: liveins:
; 32BIT-DAG: - { reg: '$f1', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$f2', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$f3', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$f4', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$f5', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$f6', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$f7', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$f8', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$f9', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$f10', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$f11', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$f12', virtual-reg: '' }
; 32BIT-DAG: - { reg: '$f13', virtual-reg: '' }
; 32BIT-LABEL: fixedStack:
; 32BIT-DAG: - { id: 0, type: default, offset: 128, size: 4
; 32BIT-LABEL: stack:
; 32BIT-DAG: - { id: 0, name: arg1, type: default, offset: 0, size: 4, alignment: 4,
; 32BIT-DAG: - { id: 1, name: arg2, type: default, offset: 0, size: 4, alignment: 4,
; 32BIT-DAG: - { id: 2, name: '', type: default, offset: 0, size: 8, alignment: 8,
; 32BIT-DAG: - { id: 3, name: '', type: default, offset: 0, size: 8, alignment: 8,
; 32BIT-LABEL: body: |
; 32BIT-DAG: liveins: $f1, $f2, $f3, $f4, $f5, $f6, $f7, $f8, $f9, $f10, $f11, $f12, $f13
; 32BIT-DAG: renamable $r3 = ADDI %fixed-stack.0, 0
; 32BIT-DAG: STW killed renamable $r3, 0, %stack.0.arg1 :: (store 4 into %ir.0)
; 32BIT-DAG: renamable $r3 = LWZ 0, %fixed-stack.0 :: (load 4 from %ir.argp.cur142, align 16)
; 32BIT-DAG: renamable $f1 = nofpexcept FADD killed renamable $f0, killed renamable $f1, implicit $rm
; 32BIT-DAG: renamable $f0 = nofpexcept FADD killed renamable $f1, killed renamable $f2, implicit $rm
; 32BIT-DAG: renamable $f0 = nofpexcept FADD killed renamable $f0, killed renamable $f3, implicit $rm
; 32BIT-DAG: renamable $f0 = nofpexcept FADD killed renamable $f0, killed renamable $f4, implicit $rm
; 32BIT-DAG: renamable $f0 = nofpexcept FADD killed renamable $f0, killed renamable $f5, implicit $rm
; 32BIT-DAG: renamable $f0 = nofpexcept FADD killed renamable $f0, killed renamable $f6, implicit $rm
; 32BIT-DAG: renamable $f0 = nofpexcept FADD killed renamable $f0, killed renamable $f7, implicit $rm
; 32BIT-DAG: renamable $f0 = nofpexcept FADD killed renamable $f0, killed renamable $f8, implicit $rm
; 32BIT-DAG: renamable $f0 = nofpexcept FADD killed renamable $f0, killed renamable $f9, implicit $rm
; 32BIT-DAG: renamable $f0 = nofpexcept FADD killed renamable $f0, killed renamable $f10, implicit $rm
; 32BIT-DAG: renamable $f0 = nofpexcept FADD killed renamable $f0, killed renamable $f11, implicit $rm
; 32BIT-DAG: renamable $f0 = nofpexcept FADD killed renamable $f0, killed renamable $f12, implicit $rm
; 32BIT-DAG: renamable $f0 = nofpexcept FADD killed renamable $f0, killed renamable $f13, implicit $rm
; 32BIT-DAG: renamable $r4 = LWZ 4, %fixed-stack.0 :: (load 4 from %ir.argp.cur1 + 4)
; 32BIT-DAG: STW renamable $r4, 4, %stack.2 :: (store 4 into %stack.2 + 4)
; 32BIT-DAG: renamable $f1 = LFD 0, %stack.2 :: (load 8 from %stack.2)
; 32BIT-DAG: STW killed renamable $r3, 0, %stack.3 :: (store 4 into %stack.3, align 8)
; 32BIT-DAG: STW killed renamable $r4, 4, %stack.3 :: (store 4 into %stack.3 + 4)
; 32BIT-DAG: renamable $f2 = LFD 0, %stack.3 :: (load 8 from %stack.3)
; 32BIT-DAG: renamable $f0 = nofpexcept FADD killed renamable $f0, killed renamable $f1, implicit $rm
; 32BIT-DAG: STW renamable $r3, 0, %stack.2 :: (store 4 into %stack.2, align 8)
; 32BIT-DAG: renamable $f1 = nofpexcept FADD killed renamable $f2, renamable $f2, implicit $rm
; 32BIT-DAG: BLR implicit $lr, implicit $rm, implicit $f1
; ASM32-LABEL: .double_stack_va_arg:
; ASM32-DAG: fadd 0, 1, 2
; ASM32-DAG: fadd 0, 0, 3
; ASM32-DAG: fadd 0, 0, 4
; ASM32-DAG: fadd 0, 0, 5
; ASM32-DAG: fadd 0, 0, 6
; ASM32-DAG: fadd 0, 0, 7
; ASM32-DAG: fadd 0, 0, 8
; ASM32-DAG: fadd 0, 0, 9
; ASM32-DAG: fadd 0, 0, 10
; ASM32-DAG: fadd 0, 0, 11
; ASM32-DAG: fadd 0, 0, 12
; ASM32-DAG: fadd 0, 0, 13
; ASM32-DAG: lwz [[ARG1:[0-9]+]], 128(1)
; ASM32-DAG: lwz [[ARG2:[0-9]+]], 132(1)
; ASM32-DAG: lfd [[ARG1:[0-9]+]], -16(1)
; ASM32-DAG: lfd [[ARG2:[0-9]+]], -24(1)
; ASM32-DAG: fadd 0, 0, [[ARG1]]
; ASM32-DAG: fadd [[ARG1]], 0, [[ARG2]]
; ASM32-DAG: blr