Toggle navigation
Toggle navigation
This project
Loading...
Sign in
2020-1-capstone-design1
/
KNW_Project2
Go to a project
Toggle navigation
Toggle navigation pinning
Projects
Groups
Snippets
Help
Project
Activity
Repository
Pipelines
Graphs
Issues
0
Merge Requests
0
Wiki
Snippets
Network
Create a new issue
Builds
Commits
Issue Boards
Authored by
이재하
2020-05-24 21:22:10 +0900
Browse Files
Options
Browse Files
Download
Email Patches
Plain Diff
Commit
7d2ba55ab91c912a2debe59ff03c16a108660386
7d2ba55a
1 parent
71ca7fe4
Single Cycle 누락된 파일 추가
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
29 additions
and
0 deletions
Project/SingleCycle/Mux.v
Project/SingleCycle/Mux.v
0 → 100644
View file @
7d2ba55
module
Mux5bit
(
input1
,
input2
,
signal
,
output1
)
;
input
[
4
:
0
]
input1
,
input2
;
input
signal
;
output
reg
[
4
:
0
]
output1
;
always
@
(
*
)
begin
case
(
signal
)
1'b0
:
output1
=
input1
;
1'b1
:
output1
=
input2
;
endcase
end
endmodule
module
Mux32bit
(
input1
,
input2
,
signal
,
output1
)
;
input
[
31
:
0
]
input1
,
input2
;
input
signal
;
output
reg
[
31
:
0
]
output1
;
always
@
(
*
)
begin
case
(
signal
)
1'b0
:
output1
=
input1
;
1'b1
:
output1
=
input2
;
endcase
end
endmodule
Please
register
or
login
to post a comment