arm_mve.td
44.6 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
//===- arm_mve.td - ACLE intrinsic functions for MVE architecture ---------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file defines the set of ACLE-specified source-level intrinsic
// functions wrapping the MVE vector instruction set and scalar shift
// operations.
//
// Refer to comments in arm_mve_defs.td for the infrastructure used in
// here, and to MveEmitter.cpp for how those are used in turn to
// generate code.
//
//===----------------------------------------------------------------------===//
include "arm_mve_defs.td"
let params = T.Usual in
foreach n = [ 2, 4 ] in {
def "vst"#n#"q": Intrinsic<Void, (args Ptr<Scalar>, MultiVector<n>),
(CustomCodegen<"VST24"> n:$NumVectors,
"Intrinsic::arm_mve_vst"#n#"q":$IRIntr)>;
def "vld"#n#"q": Intrinsic<MultiVector<n>, (args CPtr<Scalar>),
(CustomCodegen<"VLD24"> n:$NumVectors,
"Intrinsic::arm_mve_vld"#n#"q":$IRIntr)>;
}
multiclass bit_op_fp<IRBuilder bitop> {
def "": Intrinsic<Vector, (args Vector:$a, Vector:$b),
(bitcast (bitop (bitcast $a, UVector), (bitcast $b, UVector)), Vector)>;
}
multiclass bit_op_fp_with_inv<IRBuilder bitop> {
def "": Intrinsic<Vector, (args Vector:$a, Vector:$b),
(bitcast (bitop (bitcast $a, UVector), (not (bitcast $b, UVector))), Vector)>;
}
let params = T.Signed in {
def vqaddq: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRIntBase<"sadd_sat", [Vector]> $a, $b)>;
def vqsubq: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRIntBase<"ssub_sat", [Vector]> $a, $b)>;
}
let params = T.Unsigned in {
def vqaddq_u: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRIntBase<"uadd_sat", [Vector]> $a, $b)>,
NameOverride<"vqaddq">;
def vqsubq_u: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRIntBase<"usub_sat", [Vector]> $a, $b)>,
NameOverride<"vqsubq">;
}
// Some intrinsics below are implemented not as IR fragments, but as
// special-purpose IR intrinsics. This is because such a general form
// (such as NEON uses) required a variable-width vector size, and we are
// restricted to 128 bit. Although we can possibly get clever with lane
// operations, the consequent IR representation would be very hard to
// write sensibly. In particular, doubling a vector's width would be a
// mess. Other intrinsics just don't translate nicely into IR.
let params = T.Int in {
def vaddq: Intrinsic<Vector, (args Vector:$a, Vector:$b), (add $a, $b)>;
def vhaddq: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRInt<"vhadd", [Vector]> $a, $b, (unsignedflag Scalar))>;
def vrhaddq: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRInt<"vrhadd", [Vector]> $a, $b, (unsignedflag Scalar))>;
def vandq: Intrinsic<Vector, (args Vector:$a, Vector:$b), (and $a, $b)>;
def vbicq: Intrinsic<Vector, (args Vector:$a, Vector:$b), (and $a, (not $b))>;
def veorq: Intrinsic<Vector, (args Vector:$a, Vector:$b), (xor $a, $b)>;
def vornq: Intrinsic<Vector, (args Vector:$a, Vector:$b), (or $a, (not $b))>;
def vorrq: Intrinsic<Vector, (args Vector:$a, Vector:$b), (or $a, $b)>;
def vsubq: Intrinsic<Vector, (args Vector:$a, Vector:$b), (sub $a, $b)>;
def vhsubq: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRInt<"vhsub", [Vector]> $a, $b, (unsignedflag Scalar))>;
def vmulq: Intrinsic<Vector, (args Vector:$a, Vector:$b), (mul $a, $b)>;
def vmulhq: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRInt<"vmulh", [Vector]> $a, $b, (unsignedflag Scalar))>;
def vrmulhq: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRInt<"vrmulh", [Vector]> $a, $b, (unsignedflag Scalar))>;
def vmullbq_int: Intrinsic<DblVector, (args Vector:$a, Vector:$b),
(IRInt<"vmull", [DblVector, Vector]>
$a, $b, (unsignedflag Scalar), 0)>;
def vmulltq_int: Intrinsic<DblVector, (args Vector:$a, Vector:$b),
(IRInt<"vmull", [DblVector, Vector]>
$a, $b, (unsignedflag Scalar), 1)>;
}
let params = T.Signed in {
def vqdmulhq: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRInt<"vqdmulh", [Vector]> $a, $b)>;
def vqrdmulhq: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRInt<"vqrdmulh", [Vector]> $a, $b)>;
}
let params = T.Poly, overrideKindLetter = "p" in {
def vmullbq_poly: Intrinsic<DblVector, (args Vector:$a, Vector:$b),
(IRInt<"vmull_poly", [DblVector, Vector]>
$a, $b, 0)>;
def vmulltq_poly: Intrinsic<DblVector, (args Vector:$a, Vector:$b),
(IRInt<"vmull_poly", [DblVector, Vector]>
$a, $b, 1)>;
}
let params = T.Float in {
def vaddqf: Intrinsic<Vector, (args Vector:$a, Vector:$b), (fadd $a, $b)>,
NameOverride<"vaddq">;
defm vandqf: bit_op_fp<and>, NameOverride<"vandq">;
defm vbicqf: bit_op_fp_with_inv<and>, NameOverride<"vbicq">;
defm veorqf: bit_op_fp<xor>, NameOverride<"veorq">;
defm vornqf: bit_op_fp_with_inv<or>, NameOverride<"vornq">;
defm vorrqf: bit_op_fp<or>, NameOverride<"vorrq">;
def vsubqf: Intrinsic<Vector, (args Vector:$a, Vector:$b), (fsub $a, $b)>,
NameOverride<"vsubq">;
def vmulqf: Intrinsic<Vector, (args Vector:$a, Vector:$b), (fmul $a, $b)>,
NameOverride<"vmulq">;
}
// The bitcasting below is not overcomplicating the IR because while
// Vector and UVector may be different vector types at the C level i.e.
// vectors of same size signed/unsigned ints. Once they're lowered
// to IR, they are just bit vectors with no sign at all, so the
// bitcasts will be automatically elided by IRBuilder.
multiclass predicated_bit_op_fp<string int_op> {
def "": Intrinsic<Vector, (args Vector:$inactive, Vector:$a, Vector:$b,
Predicate:$pred),
(bitcast (IRInt<int_op, [UVector, Predicate]>
(bitcast $a, UVector),
(bitcast $b, UVector),
$pred,
(bitcast $inactive, UVector)), Vector)>;
}
// Plain intrinsics
let params = T.Usual in {
def vabdq: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRInt<"vabd", [Vector]> $a, $b, (unsignedflag Scalar))>;
}
multiclass VectorVectorArithmetic<string operation, dag extraArgs = (?),
int wantXVariant = 1> {
defm "" : IntrinsicMX<
Vector, (args Vector:$a, Vector:$b, Predicate:$pred),
!con((IRInt<operation, [Vector, Predicate]> $a, $b),
extraArgs, (? $pred, $inactive)), wantXVariant>;
}
multiclass VectorVectorArithmeticBitcast<string operation> {
defm "" : IntrinsicMX<Vector, (args Vector:$a, Vector:$b,
Predicate:$pred),
(bitcast (IRInt<operation, [UVector, Predicate]>
(bitcast $a, UVector),
(bitcast $b, UVector),
$pred,
(bitcast $inactive, UVector)), Vector)>;
}
// Predicated intrinsics
let params = T.Usual in {
defm vabdq : VectorVectorArithmetic<"abd_predicated", (? (unsignedflag Scalar))>;
defm vaddq : VectorVectorArithmetic<"add_predicated">;
defm vsubq : VectorVectorArithmetic<"sub_predicated">;
defm vmulq : VectorVectorArithmetic<"mul_predicated">;
defm vandq : VectorVectorArithmeticBitcast<"and_predicated">;
defm vbicq : VectorVectorArithmeticBitcast<"bic_predicated">;
defm veorq : VectorVectorArithmeticBitcast<"eor_predicated">;
defm vornq : VectorVectorArithmeticBitcast<"orn_predicated">;
defm vorrq : VectorVectorArithmeticBitcast<"orr_predicated">;
}
multiclass DblVectorVectorArithmetic<string operation, dag extraArgs = (?)> {
defm "" : IntrinsicMX<
DblVector, (args Vector:$a, Vector:$b, Predicate:$pred),
!con((IRInt<operation, [DblVector, Vector, Predicate]> $a, $b),
extraArgs, (? $pred, $inactive))>;
}
// Predicated intrinsics - Int types only
let params = T.Int in {
defm vminq : VectorVectorArithmetic<"min_predicated", (? (unsignedflag Scalar))>;
defm vmaxq : VectorVectorArithmetic<"max_predicated", (? (unsignedflag Scalar))>;
defm vmulhq : VectorVectorArithmetic<"mulh_predicated", (? (unsignedflag Scalar))>;
defm vrmulhq : VectorVectorArithmetic<"rmulh_predicated", (? (unsignedflag Scalar))>;
defm vqaddq : VectorVectorArithmetic<"qadd_predicated", (? (unsignedflag Scalar)), 0>;
defm vhaddq : VectorVectorArithmetic<"hadd_predicated", (? (unsignedflag Scalar))>;
defm vrhaddq : VectorVectorArithmetic<"rhadd_predicated", (? (unsignedflag Scalar))>;
defm vqsubq : VectorVectorArithmetic<"qsub_predicated", (? (unsignedflag Scalar)), 0>;
defm vhsubq : VectorVectorArithmetic<"hsub_predicated", (? (unsignedflag Scalar))>;
defm vmullbq_int : DblVectorVectorArithmetic<"mull_int_predicated", (? (unsignedflag Scalar), (u32 0))>;
defm vmulltq_int : DblVectorVectorArithmetic<"mull_int_predicated", (? (unsignedflag Scalar), (u32 1))>;
}
let params = T.Signed in {
defm vqdmulhq : VectorVectorArithmetic<"qdmulh_predicated", (?), 0>;
defm vqrdmulhq : VectorVectorArithmetic<"qrdmulh_predicated", (?), 0>;
}
let params = T.Poly, overrideKindLetter = "p" in {
defm vmullbq_poly : DblVectorVectorArithmetic<"mull_poly_predicated", (? (u32 0))>;
defm vmulltq_poly : DblVectorVectorArithmetic<"mull_poly_predicated", (? (u32 1))>;
}
// Predicated intrinsics - Float types only
let params = T.Float in {
defm vminnmq : VectorVectorArithmetic<"min_predicated", (? (u32 0))>;
defm vmaxnmq : VectorVectorArithmetic<"max_predicated", (? (u32 0))>;
}
let params = T.Int in {
def vminvq: Intrinsic<Scalar, (args Scalar:$prev, Vector:$vec),
(Scalar (IRInt<"minv", [Vector], 1> $prev, $vec))>;
def vmaxvq: Intrinsic<Scalar, (args Scalar:$prev, Vector:$vec),
(Scalar (IRInt<"maxv", [Vector], 1> $prev, $vec))>;
}
foreach half = [ "b", "t" ] in {
defvar halfconst = !if(!eq(half, "b"), 0, 1);
let params = [f32], pnt = PNT_None in {
def vcvt#half#q_f16: Intrinsic<
VecOf<f16>, (args VecOf<f16>:$inactive, Vector:$a),
(IRInt<"vcvt_narrow"> $inactive, $a, halfconst)>;
def vcvt#half#q_m_f16: Intrinsic<
VecOf<f16>, (args VecOf<f16>:$inactive, Vector:$a, PredOf<f32>:$pred),
(IRInt<"vcvt_narrow_predicated"> $inactive, $a, halfconst, $pred)>;
} // params = [f32], pnt = PNT_None
} // loop over half = "b", "t"
multiclass compare_with_pred<string condname, dag arguments,
dag cmp, string suffix> {
// Make the predicated and unpredicated versions of a single comparison.
def: Intrinsic<Predicate, arguments,
(u16 (IRInt<"pred_v2i", [Predicate]> cmp))>,
NameOverride<"vcmp" # condname # "q" # suffix>;
def: Intrinsic<Predicate, !con(arguments, (args Predicate:$inpred)),
(u16 (IRInt<"pred_v2i", [Predicate]> (and $inpred, cmp)))>,
NameOverride<"vcmp" # condname # "q_m" # suffix>;
}
multiclass compare<string condname, IRBuilder cmpop> {
// Make all four variants of a comparison: the vector/vector and
// vector/scalar forms, each using compare_with_pred to make a
// predicated and unpredicated version.
defm: compare_with_pred<condname, (args Vector:$va, Vector:$vb),
(cmpop $va, $vb), "">;
let pnt = PNT_NType in {
defm: compare_with_pred<condname, (args Vector:$va, unpromoted<Scalar>:$sb),
(cmpop $va, (splat $sb)), "_n">;
}
}
let params = T.Int in {
defm: compare<"eq", icmp_eq>;
defm: compare<"ne", icmp_ne>;
}
let params = T.Signed in {
defm: compare<"gt", icmp_sgt>;
defm: compare<"ge", icmp_sge>;
defm: compare<"lt", icmp_slt>;
defm: compare<"le", icmp_sle>;
}
let params = T.Unsigned in {
defm: compare<"hi", icmp_ugt>;
defm: compare<"cs", icmp_uge>;
}
let params = T.Float in {
defm: compare<"eq", fcmp_eq>;
defm: compare<"ne", fcmp_ne>;
defm: compare<"gt", fcmp_gt>;
defm: compare<"ge", fcmp_ge>;
defm: compare<"lt", fcmp_lt>;
defm: compare<"le", fcmp_le>;
}
let params = T.Signed in {
def vminq: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(select (icmp_sle $a, $b), $a, $b)>;
def vmaxq: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(select (icmp_sge $a, $b), $a, $b)>;
}
let params = T.Unsigned in {
def vminqu: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(select (icmp_ule $a, $b), $a, $b)>,
NameOverride<"vminq">;
def vmaxqu: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(select (icmp_uge $a, $b), $a, $b)>,
NameOverride<"vmaxq">;
}
let params = T.Float in {
def vminnmq: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRIntBase<"minnum", [Vector]> $a, $b)>;
def vmaxnmq: Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRIntBase<"maxnum", [Vector]> $a, $b)>;
}
def vpselq: Intrinsic<Vector, (args Vector:$t, Vector:$f, Predicate:$pred),
(select $pred, $t, $f)> { let params = T.Usual; }
def vpselq_64: Intrinsic<
Vector, (args Vector:$t, Vector:$f, PredOf<u32>:$pred),
(bitcast (select $pred, (bitcast $t, VecOf<u32>),
(bitcast $f, VecOf<u32>)), Vector)>,
NameOverride<"vpselq"> { let params = T.All64; }
let params = [Void], pnt = PNT_None in {
multiclass vctp<Type pred, string intname> {
def "": Intrinsic<pred, (args u32:$val),
(u16 (IRInt<"pred_v2i", [pred]> (IRIntBase<intname> $val)))>;
def _m: Intrinsic<pred, (args u32:$val, pred:$inpred),
(u16 (IRInt<"pred_v2i", [pred]> (and $inpred,
(IRIntBase<intname> $val))))>;
}
defm vctp8q: vctp<PredOf<u8>, "arm_mve_vctp8">;
defm vctp16q: vctp<PredOf<u16>, "arm_mve_vctp16">;
defm vctp32q: vctp<PredOf<u32>, "arm_mve_vctp32">;
defm vctp64q: vctp<PredOf<u64>, "arm_mve_vctp64">;
def vpnot: Intrinsic<PredOf<u8>, (args unpromoted<PredOf<u8>>:$pred),
(xor $pred, (u16 65535))>;
}
multiclass contiguous_load<string mnemonic, PrimitiveType memtype,
list<Type> same_size, list<Type> wider> {
// Intrinsics named with explicit memory and element sizes that match:
// vldrbq_?8, vldrhq_?16, vldrwq_?32.
let params = same_size, pnt = PNT_None in {
def: Intrinsic<Vector, (args CPtr<CopyKind<same_size[0], Scalar>>:$addr),
(load (address (CPtr<Vector> $addr), !srl(memtype.size,3)))>,
NameOverride<mnemonic>;
def: Intrinsic<Vector, (args CPtr<CopyKind<same_size[0], Scalar>>:$addr,
Predicate:$pred),
(IRIntBase<"masked_load", [Vector, CPtr<Vector>]>
(CPtr<Vector> $addr), !srl(memtype.size,3),
$pred, (zeroinit Vector))>,
NameOverride<mnemonic # "_z">;
}
// Synonyms for the above, with the generic name vld1q that just means
// 'memory and element sizes match', and allows convenient polymorphism with
// the memory and element types covariant.
let params = same_size in {
def: Intrinsic<Vector, (args CPtr<CopyKind<same_size[0], Scalar>>:$addr),
(load (address (CPtr<Vector> $addr), !srl(memtype.size,3)))>,
NameOverride<"vld1q">;
def: Intrinsic<Vector, (args CPtr<CopyKind<same_size[0], Scalar>>:$addr,
Predicate:$pred),
(IRIntBase<"masked_load", [Vector, CPtr<Vector>]>
(CPtr<Vector> $addr), !srl(memtype.size,3),
$pred, (zeroinit Vector))>,
NameOverride<"vld1q_z">;
}
// Intrinsics with the memory size narrower than the vector element, so that
// they load less than 128 bits of memory and sign/zero extend each loaded
// value into a wider vector lane.
let params = wider, pnt = PNT_None in {
def: Intrinsic<Vector, (args CPtr<CopyKind<same_size[0], Scalar>>:$addr),
(extend (load (address (CPtr<NarrowedVecOf<memtype,Vector>>
$addr), !srl(memtype.size,3))),
Vector, (unsignedflag Scalar))>,
NameOverride<mnemonic>;
def: Intrinsic<Vector, (args CPtr<CopyKind<same_size[0], Scalar>>:$addr,
Predicate:$pred),
(extend (IRIntBase<"masked_load",
[NarrowedVecOf<memtype,Vector>,
CPtr<NarrowedVecOf<memtype,Vector>>]>
(CPtr<NarrowedVecOf<memtype,Vector>> $addr),
!srl(memtype.size,3), $pred,
(zeroinit NarrowedVecOf<memtype,Vector>)),
Vector, (unsignedflag Scalar))>,
NameOverride<mnemonic # "_z">;
}
}
defm: contiguous_load<"vldrbq", u8, T.All8, !listconcat(T.Int16, T.Int32)>;
defm: contiguous_load<"vldrhq", u16, T.All16, T.Int32>;
defm: contiguous_load<"vldrwq", u32, T.All32, []>;
multiclass contiguous_store<string mnemonic, PrimitiveType memtype,
list<Type> same_size, list<Type> wider> {
// Intrinsics named with explicit memory and element sizes that match:
// vstrbq_?8, vstrhq_?16, vstrwq_?32.
let params = same_size in {
def: Intrinsic<Void, (args Ptr<CopyKind<same_size[0], Scalar>>:$addr,
Vector:$value),
(store $value,
(address (Ptr<Vector> $addr), !srl(memtype.size,3)))>,
NameOverride<mnemonic>;
def: Intrinsic<Void, (args Ptr<CopyKind<same_size[0], Scalar>>:$addr,
Vector:$value, Predicate:$pred),
(IRIntBase<"masked_store", [Vector, Ptr<Vector>]>
$value, (Ptr<Vector> $addr),
!srl(memtype.size,3), $pred)>,
NameOverride<mnemonic # "_p">;
}
// Synonyms for the above, with the generic name vst1q that just means
// 'memory and element sizes match', and allows convenient polymorphism with
// the memory and element types covariant.
let params = same_size in {
def: Intrinsic<Void, (args Ptr<CopyKind<same_size[0], Scalar>>:$addr,
Vector:$value),
(store $value,
(address (Ptr<Vector> $addr), !srl(memtype.size,3)))>,
NameOverride<"vst1q">;
def: Intrinsic<Void, (args Ptr<CopyKind<same_size[0], Scalar>>:$addr,
Vector:$value, Predicate:$pred),
(IRIntBase<"masked_store", [Vector, Ptr<Vector>]>
$value, (Ptr<Vector> $addr),
!srl(memtype.size,3), $pred)>,
NameOverride<"vst1q_p">;
}
// Intrinsics with the memory size narrower than the vector element, so that
// they store less than 128 bits of memory, truncating each vector lane into
// a narrower value to store.
let params = wider in {
def: Intrinsic<Void, (args Ptr<CopyKind<same_size[0], Scalar>>:$addr,
Vector:$value),
(store (trunc $value, NarrowedVecOf<memtype,Vector>),
(address (Ptr<NarrowedVecOf<memtype,Vector>> $addr),
!srl(memtype.size,3)))>,
NameOverride<mnemonic>;
def: Intrinsic<Void, (args Ptr<CopyKind<same_size[0], Scalar>>:$addr,
Vector:$value, Predicate:$pred),
(IRIntBase<"masked_store",
[NarrowedVecOf<memtype,Vector>,
Ptr<NarrowedVecOf<memtype,Vector>>]>
(trunc $value, NarrowedVecOf<memtype,Vector>),
(Ptr<NarrowedVecOf<memtype,Vector>> $addr),
!srl(memtype.size,3), $pred)>,
NameOverride<mnemonic # "_p">;
}
}
defm: contiguous_store<"vstrbq", u8, T.All8, !listconcat(T.Int16, T.Int32)>;
defm: contiguous_store<"vstrhq", u16, T.All16, T.Int32>;
defm: contiguous_store<"vstrwq", u32, T.All32, []>;
multiclass gather_base<list<Type> types, int size> {
let params = types, pnt = PNT_None in {
def _gather_base: Intrinsic<
Vector, (args UVector:$addr, imm_mem7bit<size>:$offset),
(IRInt<"vldr_gather_base", [Vector, UVector]> $addr, $offset)>;
def _gather_base_z: Intrinsic<
Vector, (args UVector:$addr, imm_mem7bit<size>:$offset, Predicate:$pred),
(IRInt<"vldr_gather_base_predicated", [Vector, UVector, Predicate]>
$addr, $offset, $pred)>;
def _gather_base_wb: Intrinsic<
Vector, (args Ptr<UVector>:$addr, imm_mem7bit<size>:$offset),
(seq (IRInt<"vldr_gather_base_wb", [Vector, UVector]>
(load $addr), $offset):$pair,
(store (xval $pair, 1), $addr),
(xval $pair, 0))>;
def _gather_base_wb_z: Intrinsic<
Vector, (args Ptr<UVector>:$addr, imm_mem7bit<size>:$offset,
Predicate:$pred),
(seq (IRInt<"vldr_gather_base_wb_predicated",
[Vector, UVector, Predicate]>
(load $addr), $offset, $pred):$pair,
(store (xval $pair, 1), $addr),
(xval $pair, 0))>;
}
}
defm vldrwq: gather_base<T.All32, 4>;
defm vldrdq: gather_base<T.All64, 8>;
multiclass scatter_base<list<Type> types, int size> {
let params = types in {
def _scatter_base: Intrinsic<
Void, (args UVector:$addr, imm_mem7bit<size>:$offset, Vector:$data),
(IRInt<"vstr_scatter_base", [UVector, Vector]> $addr, $offset, $data)>;
def _scatter_base_p: Intrinsic<
Void, (args UVector:$addr, imm_mem7bit<size>:$offset, Vector:$data,
Predicate:$pred),
(IRInt<"vstr_scatter_base_predicated", [UVector, Vector, Predicate]>
$addr, $offset, $data, $pred)>;
def _scatter_base_wb: Intrinsic<
Void, (args Ptr<UVector>:$addr, imm_mem7bit<size>:$offset, Vector:$data),
(seq (IRInt<"vstr_scatter_base_wb", [UVector, Vector]>
(load $addr), $offset, $data):$wbaddr,
(store $wbaddr, $addr))>;
def _scatter_base_wb_p: Intrinsic<
Void, (args Ptr<UVector>:$addr, imm_mem7bit<size>:$offset,
Vector:$data, Predicate:$pred),
(seq (IRInt<"vstr_scatter_base_wb_predicated",
[UVector, Vector, Predicate]>
(load $addr), $offset, $data, $pred):$wbaddr,
(store $wbaddr, $addr))>;
}
}
defm vstrwq: scatter_base<T.All32, 4>;
defm vstrdq: scatter_base<T.All64, 8>;
multiclass gather_offset_unshifted<list<Type> types, PrimitiveType memtype> {
let params = types in {
def _gather_offset: Intrinsic<
Vector, (args CPtr<CopyKind<memtype, Scalar>>:$base, UVector:$offsets),
(IRInt<"vldr_gather_offset",
[Vector, CPtr<CopyKind<memtype, Scalar>>, UVector]>
$base, $offsets, memtype.size, 0, (unsignedflag Scalar))>;
def _gather_offset_z: Intrinsic<
Vector, (args CPtr<CopyKind<memtype, Scalar>>:$base, UVector:$offsets,
Predicate:$pred),
(IRInt<"vldr_gather_offset_predicated",
[Vector, CPtr<CopyKind<memtype, Scalar>>, UVector, Predicate]>
$base, $offsets, memtype.size, 0, (unsignedflag Scalar), $pred)>;
}
}
multiclass gather_offset_shifted<list<Type> types, PrimitiveType memtype,
int shift> {
let params = types in {
def _gather_shifted_offset: Intrinsic<
Vector, (args CPtr<CopyKind<memtype, Scalar>>:$base, UVector:$offsets),
(IRInt<"vldr_gather_offset",
[Vector, CPtr<CopyKind<memtype, Scalar>>, UVector]>
$base, $offsets, memtype.size, shift, (unsignedflag Scalar))>;
def _gather_shifted_offset_z: Intrinsic<
Vector, (args CPtr<CopyKind<memtype, Scalar>>:$base, UVector:$offsets,
Predicate:$pred),
(IRInt<"vldr_gather_offset_predicated",
[Vector, CPtr<CopyKind<memtype, Scalar>>, UVector, Predicate]>
$base, $offsets, memtype.size, shift, (unsignedflag Scalar), $pred)>;
}
}
multiclass gather_offset_both<list<Type> types, PrimitiveType memtype,
int shift> {
defm "": gather_offset_unshifted<types, memtype>;
defm "": gather_offset_shifted<types, memtype, shift>;
}
defm vldrbq: gather_offset_unshifted<!listconcat(T.All8, T.Int16, T.Int32), u8>;
defm vldrhq: gather_offset_both<!listconcat(T.All16, T.Int32), u16, 1>;
defm vldrwq: gather_offset_both<T.All32, u32, 2>;
defm vldrdq: gather_offset_both<T.Int64, u64, 3>;
multiclass scatter_offset_unshifted<list<Type> types, PrimitiveType memtype> {
let params = types in {
def _scatter_offset: Intrinsic<
Void, (args Ptr<CopyKind<memtype, Scalar>>:$base, UVector:$offsets,
Vector:$data),
(IRInt<"vstr_scatter_offset",
[Ptr<CopyKind<memtype, Scalar>>, UVector, Vector]>
$base, $offsets, $data, memtype.size, 0)>;
def _scatter_offset_p: Intrinsic<
Void, (args Ptr<CopyKind<memtype, Scalar>>:$base, UVector:$offsets,
Vector:$data, Predicate:$pred),
(IRInt<"vstr_scatter_offset_predicated",
[Ptr<CopyKind<memtype, Scalar>>, UVector, Vector, Predicate]>
$base, $offsets, $data, memtype.size, 0, $pred)>;
}
}
multiclass scatter_offset_shifted<list<Type> types, PrimitiveType memtype,
int shift> {
let params = types in {
def _scatter_shifted_offset: Intrinsic<
Void, (args Ptr<CopyKind<memtype, Scalar>>:$base, UVector:$offsets,
Vector:$data),
(IRInt<"vstr_scatter_offset",
[Ptr<CopyKind<memtype, Scalar>>, UVector, Vector]>
$base, $offsets, $data, memtype.size, shift)>;
def _scatter_shifted_offset_p: Intrinsic<
Void, (args Ptr<CopyKind<memtype, Scalar>>:$base, UVector:$offsets,
Vector:$data, Predicate:$pred),
(IRInt<"vstr_scatter_offset_predicated",
[Ptr<CopyKind<memtype, Scalar>>, UVector, Vector, Predicate]>
$base, $offsets, $data, memtype.size, shift, $pred)>;
}
}
multiclass scatter_offset_both<list<Type> types, PrimitiveType memtype,
int shift> {
defm "": scatter_offset_unshifted<types, memtype>;
defm "": scatter_offset_shifted<types, memtype, shift>;
}
defm vstrbq: scatter_offset_unshifted<!listconcat(T.All8,T.Int16,T.Int32), u8>;
defm vstrhq: scatter_offset_both<!listconcat(T.All16, T.Int32), u16, 1>;
defm vstrwq: scatter_offset_both<T.All32, u32, 2>;
defm vstrdq: scatter_offset_both<T.Int64, u64, 3>;
let params = T.Int in {
def vshlq_n: Intrinsic<Vector, (args Vector:$v, imm_0toNm1:$sh),
(shl $v, (splat (Scalar $sh)))>;
defm vshlq: IntrinsicMX<Vector, (args Vector:$v, imm_0toNm1:$sh,
Predicate:$pred),
(IRInt<"shl_imm_predicated", [Vector, Predicate]>
$v, $sh, $pred, $inactive), 1, "_n">;
let pnt = PNT_NType in {
def vshrq_n: Intrinsic<Vector, (args Vector:$v, imm_1toN:$sh),
(immshr $v, $sh, (unsignedflag Scalar))>;
defm vshrq: IntrinsicMX<Vector, (args Vector:$v, imm_1toN:$sh,
Predicate:$pred),
(IRInt<"shr_imm_predicated", [Vector, Predicate]>
$v, $sh, (unsignedflag Scalar), $pred, $inactive), 1, "_n">;
}
}
let params = T.Int in {
def vqshlq_n: Intrinsic<Vector, (args Vector:$v, imm_0toNm1:$sh),
(IRInt<"vqshl_imm", [Vector]> $v, $sh, (unsignedflag Scalar))>;
def vqshlq_m_n: Intrinsic<Vector, (args Vector:$inactive, Vector:$v,
imm_0toNm1:$sh, Predicate:$pred),
(IRInt<"vqshl_imm_predicated", [Vector, Predicate]>
$v, $sh, (unsignedflag Scalar), $pred, $inactive)>;
let pnt = PNT_NType in {
def vrshrq_n: Intrinsic<Vector, (args Vector:$v, imm_1toN:$sh),
(IRInt<"vrshr_imm", [Vector]> $v, $sh, (unsignedflag Scalar))>;
defm vrshrq: IntrinsicMX<Vector, (args Vector:$v, imm_1toN:$sh,
Predicate:$pred),
(IRInt<"vrshr_imm_predicated", [Vector, Predicate]>
$v, $sh, (unsignedflag Scalar), $pred, $inactive), 1, "_n">;
}
}
let params = T.Signed, pnt = PNT_NType in {
def vqshluq_n: Intrinsic<UVector, (args Vector:$v, imm_0toNm1:$sh),
(IRInt<"vqshlu_imm", [Vector]> $v, $sh)>;
def vqshluq_m_n: Intrinsic<UVector, (args UVector:$inactive, Vector:$v,
imm_0toNm1:$sh, Predicate:$pred),
(IRInt<"vqshlu_imm_predicated", [Vector, Predicate]>
$v, $sh, $pred, $inactive)>;
}
multiclass vshll_imm<int top> {
let params = !listconcat(T.Int8, T.Int16), pnt = PNT_NType in {
def _n: Intrinsic<DblVector, (args Vector:$v, imm_1toN:$sh),
(IRInt<"vshll_imm", [DblVector, Vector]>
$v, $sh, (unsignedflag Scalar), top)>;
defm "": IntrinsicMX<DblVector, (args Vector:$v, imm_1toN:$sh,
Predicate:$pred),
(IRInt<"vshll_imm_predicated", [DblVector, Vector, Predicate]>
$v, $sh, (unsignedflag Scalar), top, $pred, $inactive), 1, "_n">;
}
}
defm vshllbq : vshll_imm<0>;
defm vshlltq : vshll_imm<1>;
multiclass DyadicImmShift<Type outtype, Immediate imm, string intname = NAME,
dag extraargs = (?)> {
defvar intparams = !if(!eq(!cast<string>(outtype), !cast<string>(Vector)),
[Vector], [outtype, Vector]);
def q_n: Intrinsic<
outtype, (args outtype:$a, Vector:$b, imm:$sh),
!con((IRInt<intname, intparams> $a, $b, $sh), extraargs)>;
def q_m_n: Intrinsic<
outtype, (args outtype:$a, Vector:$b, imm:$sh, Predicate:$pred),
!con((IRInt<intname # "_predicated", intparams # [Predicate]>
$a, $b, $sh), extraargs, (? $pred))>;
}
multiclass VSHRN<Type outtype, Immediate imm, dag extraargs> {
defm b: DyadicImmShift<outtype, imm, "vshrn", !con(extraargs, (? 0))>;
defm t: DyadicImmShift<outtype, imm, "vshrn", !con(extraargs, (? 1))>;
}
let params = [s16, s32, u16, u32], pnt = PNT_NType in {
defvar U = (unsignedflag Scalar);
defm vshrn : VSHRN<HalfVector, imm_1toHalfN, (? 0,0,U,U)>;
defm vqshrn : VSHRN<HalfVector, imm_1toHalfN, (? 1,0,U,U)>;
defm vrshrn : VSHRN<HalfVector, imm_1toHalfN, (? 0,1,U,U)>;
defm vqrshrn : VSHRN<HalfVector, imm_1toHalfN, (? 1,1,U,U)>;
}
let params = [s16, s32], pnt = PNT_NType in {
defm vqshrun : VSHRN<UHalfVector, imm_1toHalfN, (? 1,0,1,0)>;
defm vqrshrun : VSHRN<UHalfVector, imm_1toHalfN, (? 1,1,1,0)>;
}
let params = T.Int, pnt = PNT_NType in {
defm vsli : DyadicImmShift<Vector, imm_0toNm1>;
defm vsri : DyadicImmShift<Vector, imm_1toN>;
}
multiclass VSHL_non_imm<string scalarSuffix, int q, int r,
PolymorphicNameType pnt_scalar_unpred = PNT_Type> {
let pnt = pnt_scalar_unpred in {
def scalarSuffix: Intrinsic<
Vector, (args Vector:$in, s32:$sh),
(IRInt<"vshl_scalar", [Vector]> $in, $sh,
q, r, (unsignedflag Scalar))>;
}
def "_m" # scalarSuffix: Intrinsic<
Vector, (args Vector:$in, s32:$sh, Predicate:$pred),
(IRInt<"vshl_scalar_predicated", [Vector, Predicate]> $in, $sh,
q, r, (unsignedflag Scalar), $pred)>;
def "": Intrinsic<
Vector, (args Vector:$in, SVector:$sh),
(IRInt<"vshl_vector", [Vector, SVector]> $in, $sh,
q, r, (unsignedflag Scalar))>;
defm "": IntrinsicMX<
Vector, (args Vector:$in, SVector:$sh, Predicate:$pred),
(IRInt<"vshl_vector_predicated", [Vector, SVector, Predicate]> $in, $sh,
q, r, (unsignedflag Scalar), $pred, $inactive),
// The saturating shift intrinsics don't have an x variant, so we
// set wantXVariant to 1 iff q == 0
!eq(q, 0)>;
}
let params = T.Int in {
defm vshlq : VSHL_non_imm<"_r", 0, 0>;
defm vqshlq : VSHL_non_imm<"_r", 1, 0>;
defm vrshlq : VSHL_non_imm<"_n", 0, 1, PNT_NType>;
defm vqrshlq : VSHL_non_imm<"_n", 1, 1, PNT_NType>;
}
// Base class for the scalar shift intrinsics.
class ScalarShift<Type argtype, dag shiftCountArg, dag shiftCodeGen>:
Intrinsic<argtype, !con((args argtype:$value), shiftCountArg), shiftCodeGen> {
let params = [Void];
let pnt = PNT_None;
}
// Subclass that includes the machinery to take a 64-bit input apart
// into halves, retrieve the two halves of a shifted output as a pair,
// and glue the pieces of the pair back into an i64 for output.
class LongScalarShift<Type argtype, dag shiftCountArg, dag shiftCodeGen>:
ScalarShift<argtype, shiftCountArg,
(seq (u32 (lshr $value, (argtype 32))):$hi,
(u32 $value):$lo,
shiftCodeGen:$pair,
(or (shl (u64 (xval $pair, 1)), (u64 32)),
(u64 (xval $pair, 0))))>;
// The family of saturating/rounding scalar shifts that take an
// immediate shift count. They come in matched 32- and 64-bit pairs.
multiclass ScalarSaturatingShiftImm<Type arg32, Type arg64> {
def "": ScalarShift<arg32, (args imm_1to32:$sh),
(IRInt<NAME> $value, $sh)>;
def l: LongScalarShift<arg64, (args imm_1to32:$sh),
(IRInt<NAME # "l"> $lo, $hi, $sh)>;
}
defm uqshl: ScalarSaturatingShiftImm<u32, u64>;
defm urshr: ScalarSaturatingShiftImm<u32, u64>;
defm sqshl: ScalarSaturatingShiftImm<s32, s64>;
defm srshr: ScalarSaturatingShiftImm<s32, s64>;
// The family of saturating/rounding scalar shifts that take a
// register shift count. They also have 32- and 64-bit forms, but the
// 64-bit form also has a version that saturates to 48 bits, so the IR
// intrinsic takes an extra saturation-type operand.
multiclass ScalarSaturatingShiftReg<Type arg32, Type arg64> {
def "": ScalarShift<arg32, (args s32:$sh),
(IRInt<NAME> $value, $sh)>;
def l: LongScalarShift<arg64, (args s32:$sh),
(IRInt<NAME # "l"> $lo, $hi, $sh, 64)>;
def l_sat48: LongScalarShift<arg64, (args s32:$sh),
(IRInt<NAME # "l"> $lo, $hi, $sh, 48)>;
}
defm uqrshl: ScalarSaturatingShiftReg<u32, u64>;
defm sqrshr: ScalarSaturatingShiftReg<s32, s64>;
// The intrinsics for LSLL and ASRL come in 64-bit versions only, with
// no saturation count.
def lsll: LongScalarShift<u64, (args s32:$sh), (IRInt<"lsll"> $lo, $hi, $sh)>;
def asrl: LongScalarShift<s64, (args s32:$sh), (IRInt<"asrl"> $lo, $hi, $sh)>;
let params = T.Int32 in {
def vadcq: Intrinsic<Vector, (args Vector:$a, Vector:$b, Ptr<uint>:$carry),
(seq (IRInt<"vadc", [Vector]> $a, $b, (shl (load $carry), 29)):$pair,
(store (and 1, (lshr (xval $pair, 1), 29)), $carry),
(xval $pair, 0))>;
def vadciq: Intrinsic<Vector, (args Vector:$a, Vector:$b, Ptr<uint>:$carry),
(seq (IRInt<"vadc", [Vector]> $a, $b, 0):$pair,
(store (and 1, (lshr (xval $pair, 1), 29)), $carry),
(xval $pair, 0))>;
def vadcq_m: Intrinsic<Vector, (args Vector:$inactive, Vector:$a, Vector:$b,
Ptr<uint>:$carry, Predicate:$pred),
(seq (IRInt<"vadc_predicated", [Vector, Predicate]> $inactive, $a, $b,
(shl (load $carry), 29), $pred):$pair,
(store (and 1, (lshr (xval $pair, 1), 29)), $carry),
(xval $pair, 0))>;
def vadciq_m: Intrinsic<Vector, (args Vector:$inactive, Vector:$a, Vector:$b,
Ptr<uint>:$carry, Predicate:$pred),
(seq (IRInt<"vadc_predicated", [Vector, Predicate]> $inactive, $a, $b,
0, $pred):$pair,
(store (and 1, (lshr (xval $pair, 1), 29)), $carry),
(xval $pair, 0))>;
}
multiclass VectorComplexAddPred<dag not_halving, dag angle> {
def "" : Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRInt<"vcaddq", [Vector]> not_halving, angle, $a, $b)>;
defm "" : IntrinsicMX<Vector, (args Vector:$a, Vector:$b, Predicate:$pred),
(IRInt<"vcaddq_predicated", [Vector, Predicate]>
not_halving, angle, $inactive, $a, $b, $pred)>;
}
multiclass VectorComplexMulPred<dag angle> {
def "" : Intrinsic<Vector, (args Vector:$a, Vector:$b),
(IRInt<"vcmulq", [Vector]> angle, $a, $b)>;
defm "" : IntrinsicMX<Vector, (args Vector:$a, Vector:$b, Predicate:$pred),
(IRInt<"vcmulq_predicated", [Vector, Predicate]> angle, $inactive, $a, $b,
$pred)>;
}
multiclass VectorComplexMLAPred<dag angle> {
def "" : Intrinsic<Vector, (args Vector:$a, Vector:$b, Vector:$c),
(IRInt<"vcmlaq", [Vector]> angle, $a, $b, $c)>;
def _m : Intrinsic<Vector, (args Vector:$a, Vector:$b, Vector:$c,
Predicate:$pred),
(IRInt<"vcmlaq_predicated", [Vector, Predicate]> angle, $a, $b, $c, $pred)>;
}
multiclass VectorComplexAddAngle<dag not_halving> {
defm _rot90 : VectorComplexAddPred<not_halving, (u32 0)>;
defm _rot270 : VectorComplexAddPred<not_halving, (u32 1)>;
}
multiclass VectorComplexMulAngle {
defm "" : VectorComplexMulPred<(u32 0)>;
defm _rot90 : VectorComplexMulPred<(u32 1)>;
defm _rot180 : VectorComplexMulPred<(u32 2)>;
defm _rot270 : VectorComplexMulPred<(u32 3)>;
}
multiclass VectorComplexMLAAngle {
defm "" : VectorComplexMLAPred<(u32 0)>;
defm _rot90 : VectorComplexMLAPred<(u32 1)>;
defm _rot180 : VectorComplexMLAPred<(u32 2)>;
defm _rot270 : VectorComplexMLAPred<(u32 3)>;
}
let params = T.Usual in
defm vcaddq : VectorComplexAddAngle<(u32 1)>;
let params = T.Signed in
defm vhcaddq : VectorComplexAddAngle<(u32 0)>;
let params = T.Float in {
defm vcmulq : VectorComplexMulAngle;
defm vcmlaq : VectorComplexMLAAngle;
}
multiclass MVEBinaryVectorHoriz32<dag subtract, dag exchange, string xsuffix> {
def xsuffix#"q"
: Intrinsic<Scalar32, (args Vector:$a, Vector:$b),
(IRInt<"vmldava", [Vector]>
(unsignedflag Scalar), subtract, exchange,
(zeroinit Scalar32), $a, $b)>;
def xsuffix#"q_p"
: Intrinsic<Scalar32, (args Vector:$a, Vector:$b, Predicate:$pred),
(IRInt<"vmldava_predicated", [Vector, Predicate]>
(unsignedflag Scalar), subtract, exchange,
(zeroinit Scalar32), $a, $b, $pred)>;
def "a"#xsuffix#"q"
: Intrinsic<Scalar32, (args Scalar32:$a, Vector:$b, Vector:$c),
(IRInt<"vmldava", [Vector]>
(unsignedflag Scalar), subtract, exchange,
$a, $b, $c)>;
def "a"#xsuffix#"q_p"
: Intrinsic<Scalar32, (args Scalar32:$a, Vector:$b, Vector:$c,
Predicate:$pred),
(IRInt<"vmldava_predicated", [Vector, Predicate]>
(unsignedflag Scalar), subtract, exchange,
$a, $b, $c, $pred)>;
}
class IntrSplit64<Type resty, dag args, dag codegen>
: Intrinsic<resty, args,
(seq (u32 (lshr $a, (u64 32))):$hi,
(u32 $a):$lo,
codegen:$pair,
(or (shl (u64 (xval $pair, 1)), (u64 32)),
(u64 (xval $pair, 0))))>;
class IntrSplit64ZeroInit<Type resty, dag args, dag codegen>
: Intrinsic<resty, args,
(seq (zeroinit u32):$hi,
(zeroinit u32):$lo,
codegen:$pair,
(or (shl (u64 (xval $pair, 1)), (u64 32)),
(u64 (xval $pair, 0))))>;
multiclass MVEBinaryVectorHoriz64Base<dag subtract, dag exchange,
string xsuffix, string irname> {
def xsuffix#"q"
: IntrSplit64ZeroInit<Scalar64, (args Vector:$a, Vector:$b),
(IRInt<irname, [Vector]>
(unsignedflag Scalar), subtract, exchange,
$lo, $hi, $a, $b)>;
def xsuffix#"q_p"
: IntrSplit64ZeroInit<Scalar64, (args Vector:$a, Vector:$b,
Predicate:$pred),
(IRInt<irname#"_predicated", [Vector, Predicate]>
(unsignedflag Scalar), subtract, exchange,
$lo, $hi, $a, $b, $pred)>;
def "a"#xsuffix#"q"
: IntrSplit64<Scalar64, (args Scalar64:$a, Vector:$b, Vector:$c),
(IRInt<irname, [Vector]>
(unsignedflag Scalar), subtract, exchange,
$lo, $hi, $b, $c)>;
def "a"#xsuffix#"q_p"
: IntrSplit64<Scalar64, (args Scalar64:$a, Vector:$b, Vector:$c,
Predicate:$pred),
(IRInt<irname#"_predicated", [Vector, Predicate]>
(unsignedflag Scalar), subtract, exchange,
$lo, $hi, $b, $c, $pred)>;
}
multiclass MVEBinaryVectorHoriz64<dag subtract, dag exchange, string xsuffix> {
defm "" : MVEBinaryVectorHoriz64Base<subtract, exchange, xsuffix, "vmlldava">;
}
multiclass MVEBinaryVectorHoriz64R<dag subtract, dag exchange, string xsuffix> {
defm "" : MVEBinaryVectorHoriz64Base<subtract, exchange, xsuffix,
"vrmlldavha">;
}
let params = T.Int in {
def vabavq : Intrinsic<u32, (args u32:$a, Vector:$b, Vector:$c),
(IRInt<"vabav", [Vector]> (unsignedflag Scalar), $a, $b, $c)>;
def vabavq_p : Intrinsic<u32, (args u32:$a, Vector:$b, Vector:$c,
Predicate:$pred),
(IRInt<"vabav_predicated", [Vector, Predicate]>
(unsignedflag Scalar), $a, $b, $c, $pred)>;
defm vmladav : MVEBinaryVectorHoriz32<V.False, V.False, "">;
}
let params = T.Signed in {
defm vmladav : MVEBinaryVectorHoriz32<V.False, V.True, "x">;
defm vmlsdav : MVEBinaryVectorHoriz32<V.True, V.False, "">;
defm vmlsdav : MVEBinaryVectorHoriz32<V.True, V.True, "x">;
}
let params = [u16, s16, u32, s32] in
defm vmlaldav : MVEBinaryVectorHoriz64<V.False, V.False, "">;
let params = [s16, s32] in {
defm vmlaldav : MVEBinaryVectorHoriz64<V.False, V.True, "x">;
defm vmlsldav : MVEBinaryVectorHoriz64<V.True, V.False, "">;
defm vmlsldav : MVEBinaryVectorHoriz64<V.True, V.True, "x">;
}
let params = T.Int32 in
defm vrmlaldavh : MVEBinaryVectorHoriz64R<V.False, V.False, "">;
let params = [s32] in {
defm vrmlaldavh : MVEBinaryVectorHoriz64R<V.False, V.True, "x">;
defm vrmlsldavh : MVEBinaryVectorHoriz64R<V.True, V.False, "">;
defm vrmlsldavh : MVEBinaryVectorHoriz64R<V.True, V.True, "x">;
}
foreach desttype = T.All in {
// We want a vreinterpretq between every pair of supported vector types
// _except_ that there shouldn't be one from a type to itself.
//
// So this foldl expression implements what you'd write in Python as
// [srctype for srctype in T.All if srctype != desttype]
let params = !foldl([]<Type>, T.All, tlist, srctype, !listconcat(tlist,
!if(!eq(!cast<string>(desttype),!cast<string>(srctype)),[],[srctype])))
in {
def "vreinterpretq_" # desttype: Intrinsic<
VecOf<desttype>, (args Vector:$x), (bitcast $x, VecOf<desttype>)>;
}
}
let params = T.All in {
let pnt = PNT_None in {
def vcreateq: Intrinsic<Vector, (args u64:$a, u64:$b),
(bitcast (ielt_const (ielt_const (undef VecOf<u64>), $a, 0),
$b, 1), Vector)>;
def vuninitializedq: Intrinsic<Vector, (args), (undef Vector)>;
}
// This is the polymorphic form of vuninitializedq, which takes no type
// suffix, but takes an _unevaluated_ vector parameter and returns an
// uninitialized vector of the same vector type.
//
// This intrinsic has no _non_-polymorphic form exposed to the user. But each
// separately typed version of it still has to have its own clang builtin id,
// which can't be called vuninitializedq_u32 or similar because that would
// collide with the explicit nullary versions above. So I'm calling them
// vuninitializedq_polymorphic_u32 (and so on) for builtin id purposes; that
// full name never appears in the header file due to the polymorphicOnly
// flag, and the _polymorphic suffix is omitted from the shortened name by
// the custom PolymorphicNameType here.
let polymorphicOnly = 1, nonEvaluating = 1,
pnt = PolymorphicNameType<1, "polymorphic"> in {
def vuninitializedq_polymorphic: Intrinsic<
Vector, (args Vector), (undef Vector)>;
}
def vgetq_lane: Intrinsic<Scalar, (args Vector:$v, imm_lane:$lane),
(xelt_var $v, $lane)>;
def vsetq_lane: Intrinsic<Vector, (args unpromoted<Scalar>:$e, Vector:$v, imm_lane:$lane),
(ielt_var $v, $e, $lane)>;
}