icmp-sub.ll
3.75 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt < %s -instcombine -S | FileCheck %s
define i1 @test_nuw_and_unsigned_pred(i64 %x) {
; CHECK-LABEL: @test_nuw_and_unsigned_pred(
; CHECK-NEXT: [[Z:%.*]] = icmp ugt i64 [[X:%.*]], 7
; CHECK-NEXT: ret i1 [[Z]]
;
%y = sub nuw i64 10, %x
%z = icmp ult i64 %y, 3
ret i1 %z
}
define i1 @test_nsw_and_signed_pred(i64 %x) {
; CHECK-LABEL: @test_nsw_and_signed_pred(
; CHECK-NEXT: [[Z:%.*]] = icmp slt i64 [[X:%.*]], -7
; CHECK-NEXT: ret i1 [[Z]]
;
%y = sub nsw i64 3, %x
%z = icmp sgt i64 %y, 10
ret i1 %z
}
define i1 @test_nuw_nsw_and_unsigned_pred(i64 %x) {
; CHECK-LABEL: @test_nuw_nsw_and_unsigned_pred(
; CHECK-NEXT: [[Z:%.*]] = icmp ugt i64 [[X:%.*]], 6
; CHECK-NEXT: ret i1 [[Z]]
;
%y = sub nuw nsw i64 10, %x
%z = icmp ule i64 %y, 3
ret i1 %z
}
define i1 @test_nuw_nsw_and_signed_pred(i64 %x) {
; CHECK-LABEL: @test_nuw_nsw_and_signed_pred(
; CHECK-NEXT: [[Z:%.*]] = icmp sgt i64 [[X:%.*]], 7
; CHECK-NEXT: ret i1 [[Z]]
;
%y = sub nuw nsw i64 10, %x
%z = icmp slt i64 %y, 3
ret i1 %z
}
define i1 @test_negative_nuw_and_signed_pred(i64 %x) {
; CHECK-LABEL: @test_negative_nuw_and_signed_pred(
; CHECK-NEXT: [[Y:%.*]] = sub nuw i64 10, [[X:%.*]]
; CHECK-NEXT: [[Z:%.*]] = icmp slt i64 [[Y]], 3
; CHECK-NEXT: ret i1 [[Z]]
;
%y = sub nuw i64 10, %x
%z = icmp slt i64 %y, 3
ret i1 %z
}
define i1 @test_negative_nsw_and_unsigned_pred(i64 %x) {
; CHECK-LABEL: @test_negative_nsw_and_unsigned_pred(
; CHECK-NEXT: [[Y:%.*]] = sub nsw i64 10, [[X:%.*]]
; CHECK-NEXT: [[Z:%.*]] = icmp ult i64 [[Y]], 3
; CHECK-NEXT: ret i1 [[Z]]
;
%y = sub nsw i64 10, %x
%z = icmp ult i64 %y, 3
ret i1 %z
}
define i1 @test_negative_combined_sub_unsigned_overflow(i64 %x) {
; CHECK-LABEL: @test_negative_combined_sub_unsigned_overflow(
; CHECK-NEXT: [[Y:%.*]] = sub nuw i64 10, [[X:%.*]]
; CHECK-NEXT: [[Z:%.*]] = icmp ult i64 [[Y]], 11
; CHECK-NEXT: ret i1 [[Z]]
;
%y = sub nuw i64 10, %x
%z = icmp ult i64 %y, 11
ret i1 %z
}
define i1 @test_negative_combined_sub_signed_overflow(i8 %x) {
; CHECK-LABEL: @test_negative_combined_sub_signed_overflow(
; CHECK-NEXT: [[Y:%.*]] = sub nsw i8 127, [[X:%.*]]
; CHECK-NEXT: [[Z:%.*]] = icmp slt i8 [[Y]], -1
; CHECK-NEXT: ret i1 [[Z]]
;
%y = sub nsw i8 127, %x
%z = icmp slt i8 %y, -1
ret i1 %z
}
define i1 @test_sub_0_Y_eq_0(i8 %y) {
; CHECK-LABEL: @test_sub_0_Y_eq_0(
; CHECK-NEXT: [[Z:%.*]] = icmp eq i8 [[Y:%.*]], 0
; CHECK-NEXT: ret i1 [[Z]]
;
%s = sub i8 0, %y
%z = icmp eq i8 %s, 0
ret i1 %z
}
define i1 @test_sub_0_Y_ne_0(i8 %y) {
; CHECK-LABEL: @test_sub_0_Y_ne_0(
; CHECK-NEXT: [[Z:%.*]] = icmp ne i8 [[Y:%.*]], 0
; CHECK-NEXT: ret i1 [[Z]]
;
%s = sub i8 0, %y
%z = icmp ne i8 %s, 0
ret i1 %z
}
define i1 @test_sub_4_Y_ne_4(i8 %y) {
; CHECK-LABEL: @test_sub_4_Y_ne_4(
; CHECK-NEXT: [[Z:%.*]] = icmp ne i8 [[Y:%.*]], 0
; CHECK-NEXT: ret i1 [[Z]]
;
%s = sub i8 4, %y
%z = icmp ne i8 %s, 4
ret i1 %z
}
define i1 @test_sub_127_Y_eq_127(i8 %y) {
; CHECK-LABEL: @test_sub_127_Y_eq_127(
; CHECK-NEXT: [[Z:%.*]] = icmp eq i8 [[Y:%.*]], 0
; CHECK-NEXT: ret i1 [[Z]]
;
%s = sub i8 127, %y
%z = icmp eq i8 %s, 127
ret i1 %z
}
define i1 @test_sub_255_Y_eq_255(i8 %y) {
; CHECK-LABEL: @test_sub_255_Y_eq_255(
; CHECK-NEXT: [[Z:%.*]] = icmp eq i8 [[Y:%.*]], 0
; CHECK-NEXT: ret i1 [[Z]]
;
%s = sub i8 255, %y
%z = icmp eq i8 %s, 255
ret i1 %z
}
define <2 x i1> @test_sub_255_Y_eq_255_vec(<2 x i8> %y) {
; CHECK-LABEL: @test_sub_255_Y_eq_255_vec(
; CHECK-NEXT: [[Z:%.*]] = icmp eq <2 x i8> [[Y:%.*]], zeroinitializer
; CHECK-NEXT: ret <2 x i1> [[Z]]
;
%s = sub <2 x i8> <i8 255, i8 255>, %y
%z = icmp eq <2 x i8> %s, <i8 255, i8 255>
ret <2 x i1> %z
}