arm64-irtranslator-switch.ll
57.8 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
; NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
; RUN: llc -mtriple aarch64 -O0 -aarch64-enable-atomic-cfg-tidy=0 -stop-after=irtranslator -global-isel -verify-machineinstrs %s -o - 2>&1 | FileCheck %s
define i32 @switch(i32 %argc) {
; CHECK-LABEL: name: switch
; CHECK: bb.1.entry:
; CHECK: successors: %bb.3(0x40000000), %bb.6(0x40000000)
; CHECK: liveins: $w0
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 100
; CHECK: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 200
; CHECK: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 2
; CHECK: [[C3:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
; CHECK: [[C4:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
; CHECK: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY]](s32), [[C]]
; CHECK: G_BRCOND [[ICMP]](s1), %bb.3
; CHECK: G_BR %bb.6
; CHECK: bb.6.entry:
; CHECK: successors: %bb.4(0x40000000), %bb.2(0x40000000)
; CHECK: [[ICMP1:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY]](s32), [[C1]]
; CHECK: G_BRCOND [[ICMP1]](s1), %bb.4
; CHECK: G_BR %bb.2
; CHECK: bb.2.default:
; CHECK: successors: %bb.5(0x80000000)
; CHECK: [[ADD:%[0-9]+]]:_(s32) = G_ADD [[COPY]], [[C4]]
; CHECK: G_BR %bb.5
; CHECK: bb.3.case100:
; CHECK: successors: %bb.5(0x80000000)
; CHECK: [[ADD1:%[0-9]+]]:_(s32) = G_ADD [[COPY]], [[C3]]
; CHECK: G_BR %bb.5
; CHECK: bb.4.case200:
; CHECK: successors: %bb.5(0x80000000)
; CHECK: [[ADD2:%[0-9]+]]:_(s32) = G_ADD [[COPY]], [[C2]]
; CHECK: bb.5.return:
; CHECK: [[PHI:%[0-9]+]]:_(s32) = G_PHI [[ADD]](s32), %bb.2, [[ADD1]](s32), %bb.3, [[ADD2]](s32), %bb.4
; CHECK: $w0 = COPY [[PHI]](s32)
; CHECK: RET_ReallyLR implicit $w0
entry:
switch i32 %argc, label %default [
i32 100, label %case100
i32 200, label %case200
]
default:
%tmp0 = add i32 %argc, 0
br label %return
case100:
%tmp1 = add i32 %argc, 1
br label %return
case200:
%tmp2 = add i32 %argc, 2
br label %return
return:
%res = phi i32 [ %tmp0, %default ], [ %tmp1, %case100 ], [ %tmp2, %case200 ]
ret i32 %res
}
define i32 @test_cfg_remap(i32 %in) {
; CHECK-LABEL: name: test_cfg_remap
; CHECK: bb.1.entry:
; CHECK: successors: %bb.2(0x40000000), %bb.5(0x40000000)
; CHECK: liveins: $w0
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
; CHECK: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 57
; CHECK: [[DEF:%[0-9]+]]:_(s32) = G_IMPLICIT_DEF
; CHECK: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 42
; CHECK: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY]](s32), [[C]]
; CHECK: G_BRCOND [[ICMP]](s1), %bb.2
; CHECK: G_BR %bb.5
; CHECK: bb.5.entry:
; CHECK: successors: %bb.3(0x40000000), %bb.4(0x40000000)
; CHECK: [[ICMP1:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY]](s32), [[C1]]
; CHECK: G_BRCOND [[ICMP1]](s1), %bb.3
; CHECK: G_BR %bb.4
; CHECK: bb.2.next:
; CHECK: successors: %bb.4(0x80000000)
; CHECK: G_BR %bb.4
; CHECK: bb.3.other:
; CHECK: $w0 = COPY [[DEF]](s32)
; CHECK: RET_ReallyLR implicit $w0
; CHECK: bb.4.phi.block:
; CHECK: [[PHI:%[0-9]+]]:_(s32) = G_PHI [[C]](s32), %bb.5, [[C2]](s32), %bb.2
; CHECK: $w0 = COPY [[PHI]](s32)
; CHECK: RET_ReallyLR implicit $w0
entry:
switch i32 %in, label %phi.block [i32 1, label %next
i32 57, label %other]
next:
br label %phi.block
other:
ret i32 undef
phi.block:
%res = phi i32 [1, %entry], [42, %next]
ret i32 %res
}
define i32 @test_cfg_remap_multiple_preds(i32 %in) {
; CHECK-LABEL: name: test_cfg_remap_multiple_preds
; CHECK: bb.1.entry:
; CHECK: successors: %bb.3(0x40000000), %bb.6(0x40000000)
; CHECK: liveins: $w0
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
; CHECK: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 57
; CHECK: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 128
; CHECK: [[DEF:%[0-9]+]]:_(s32) = G_IMPLICIT_DEF
; CHECK: [[C3:%[0-9]+]]:_(s32) = G_CONSTANT i32 12
; CHECK: [[C4:%[0-9]+]]:_(s32) = G_CONSTANT i32 42
; CHECK: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY]](s32), [[C]]
; CHECK: G_BRCOND [[ICMP]](s1), %bb.3
; CHECK: G_BR %bb.6
; CHECK: bb.6.entry:
; CHECK: successors: %bb.4(0x40000000), %bb.7(0x40000000)
; CHECK: [[ICMP1:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY]](s32), [[C1]]
; CHECK: G_BRCOND [[ICMP1]](s1), %bb.4
; CHECK: G_BR %bb.7
; CHECK: bb.7.entry:
; CHECK: successors: %bb.5(0x40000000), %bb.8(0x40000000)
; CHECK: [[ICMP2:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY]](s32), [[C2]]
; CHECK: G_BRCOND [[ICMP2]](s1), %bb.5
; CHECK: G_BR %bb.8
; CHECK: bb.8.entry:
; CHECK: successors: %bb.5(0x80000000)
; CHECK: G_BR %bb.5
; CHECK: bb.2.odd:
; CHECK: successors:
; CHECK: bb.3.next:
; CHECK: successors: %bb.5(0x80000000)
; CHECK: G_BR %bb.5
; CHECK: bb.4.other:
; CHECK: $w0 = COPY [[DEF]](s32)
; CHECK: RET_ReallyLR implicit $w0
; CHECK: bb.5.phi.block:
; CHECK: [[PHI:%[0-9]+]]:_(s32) = G_PHI [[C]](s32), %bb.7, [[C]](s32), %bb.8, [[C4]](s32), %bb.3
; CHECK: $w0 = COPY [[C3]](s32)
; CHECK: RET_ReallyLR implicit $w0
entry:
switch i32 %in, label %odd [i32 1, label %next
i32 57, label %other
i32 128, label %phi.block
i32 256, label %phi.block]
odd:
unreachable
next:
br label %phi.block
other:
ret i32 undef
phi.block:
%res = phi i32 [1, %entry], [1, %entry], [42, %next]
ret i32 12
}
define i32 @jt_test(i32 %x) {
; CHECK-LABEL: name: jt_test
; CHECK: bb.1.entry:
; CHECK: successors: %bb.4(0x40000000), %bb.5(0x40000000)
; CHECK: liveins: $w0
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 71
; CHECK: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 3
; CHECK: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 42
; CHECK: [[C3:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
; CHECK: [[C4:%[0-9]+]]:_(s32) = G_CONSTANT i32 4
; CHECK: [[SUB:%[0-9]+]]:_(s32) = G_SUB [[COPY]], [[C4]]
; CHECK: [[ZEXT:%[0-9]+]]:_(s64) = G_ZEXT [[SUB]](s32)
; CHECK: [[ZEXT1:%[0-9]+]]:_(s64) = G_ZEXT [[C]](s32)
; CHECK: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(ugt), [[ZEXT]](s64), [[ZEXT1]]
; CHECK: G_BRCOND [[ICMP]](s1), %bb.4
; CHECK: bb.5.entry:
; CHECK: successors: %bb.3(0x2aaaaaab), %bb.4(0x2aaaaaab), %bb.2(0x2aaaaaab)
; CHECK: [[JUMP_TABLE:%[0-9]+]]:_(p0) = G_JUMP_TABLE %jump-table.0
; CHECK: G_BRJT [[JUMP_TABLE]](p0), %jump-table.0, [[ZEXT]](s64)
; CHECK: bb.2.sw.bb:
; CHECK: successors: %bb.4(0x80000000)
; CHECK: %11:_(s32) = nsw G_ADD [[COPY]], [[C2]]
; CHECK: G_BR %bb.4
; CHECK: bb.3.sw.bb1:
; CHECK: successors: %bb.4(0x80000000)
; CHECK: %9:_(s32) = nsw G_MUL [[COPY]], [[C1]]
; CHECK: bb.4.return:
; CHECK: [[PHI:%[0-9]+]]:_(s32) = G_PHI %9(s32), %bb.3, %11(s32), %bb.2, [[C3]](s32), %bb.1, [[C3]](s32), %bb.5
; CHECK: $w0 = COPY [[PHI]](s32)
; CHECK: RET_ReallyLR implicit $w0
entry:
switch i32 %x, label %return [
i32 75, label %sw.bb
i32 34, label %sw.bb
i32 56, label %sw.bb
i32 35, label %sw.bb
i32 40, label %sw.bb
i32 4, label %sw.bb1
i32 5, label %sw.bb1
i32 6, label %sw.bb1
]
sw.bb:
%add = add nsw i32 %x, 42
br label %return
sw.bb1:
%mul = mul nsw i32 %x, 3
br label %return
return:
%retval.0 = phi i32 [ %mul, %sw.bb1 ], [ %add, %sw.bb ], [ 0, %entry ]
ret i32 %retval.0
}
%0 = type { i32, i32* }
%1 = type { i32*, i32, i32 }
@global = external hidden constant [55 x %0], align 8
define void @jt_multiple_jump_tables(%1* %arg, i32 %arg1, i32* %arg2) {
; CHECK-LABEL: name: jt_multiple_jump_tables
; CHECK: bb.1.bb:
; CHECK: successors: %bb.56(0x40000000), %bb.61(0x40000000)
; CHECK: liveins: $w1, $x0, $x2
; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x0
; CHECK: [[COPY1:%[0-9]+]]:_(s32) = COPY $w1
; CHECK: [[COPY2:%[0-9]+]]:_(p0) = COPY $x2
; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 3
; CHECK: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 4
; CHECK: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 6
; CHECK: [[C3:%[0-9]+]]:_(s32) = G_CONSTANT i32 7
; CHECK: [[C4:%[0-9]+]]:_(s32) = G_CONSTANT i32 8
; CHECK: [[C5:%[0-9]+]]:_(s32) = G_CONSTANT i32 9
; CHECK: [[C6:%[0-9]+]]:_(s32) = G_CONSTANT i32 10
; CHECK: [[C7:%[0-9]+]]:_(s32) = G_CONSTANT i32 11
; CHECK: [[C8:%[0-9]+]]:_(s32) = G_CONSTANT i32 12
; CHECK: [[C9:%[0-9]+]]:_(s32) = G_CONSTANT i32 13
; CHECK: [[C10:%[0-9]+]]:_(s32) = G_CONSTANT i32 14
; CHECK: [[C11:%[0-9]+]]:_(s32) = G_CONSTANT i32 15
; CHECK: [[C12:%[0-9]+]]:_(s32) = G_CONSTANT i32 16
; CHECK: [[C13:%[0-9]+]]:_(s32) = G_CONSTANT i32 17
; CHECK: [[C14:%[0-9]+]]:_(s32) = G_CONSTANT i32 18
; CHECK: [[C15:%[0-9]+]]:_(s32) = G_CONSTANT i32 19
; CHECK: [[C16:%[0-9]+]]:_(s32) = G_CONSTANT i32 20
; CHECK: [[C17:%[0-9]+]]:_(s32) = G_CONSTANT i32 21
; CHECK: [[C18:%[0-9]+]]:_(s32) = G_CONSTANT i32 22
; CHECK: [[C19:%[0-9]+]]:_(s32) = G_CONSTANT i32 23
; CHECK: [[C20:%[0-9]+]]:_(s32) = G_CONSTANT i32 24
; CHECK: [[C21:%[0-9]+]]:_(s32) = G_CONSTANT i32 25
; CHECK: [[C22:%[0-9]+]]:_(s32) = G_CONSTANT i32 26
; CHECK: [[C23:%[0-9]+]]:_(s32) = G_CONSTANT i32 27
; CHECK: [[C24:%[0-9]+]]:_(s32) = G_CONSTANT i32 28
; CHECK: [[C25:%[0-9]+]]:_(s32) = G_CONSTANT i32 29
; CHECK: [[C26:%[0-9]+]]:_(s32) = G_CONSTANT i32 30
; CHECK: [[C27:%[0-9]+]]:_(s32) = G_CONSTANT i32 31
; CHECK: [[C28:%[0-9]+]]:_(s32) = G_CONSTANT i32 32
; CHECK: [[C29:%[0-9]+]]:_(s32) = G_CONSTANT i32 33
; CHECK: [[C30:%[0-9]+]]:_(s32) = G_CONSTANT i32 34
; CHECK: [[C31:%[0-9]+]]:_(s32) = G_CONSTANT i32 35
; CHECK: [[C32:%[0-9]+]]:_(s32) = G_CONSTANT i32 36
; CHECK: [[C33:%[0-9]+]]:_(s32) = G_CONSTANT i32 37
; CHECK: [[C34:%[0-9]+]]:_(s32) = G_CONSTANT i32 38
; CHECK: [[C35:%[0-9]+]]:_(s32) = G_CONSTANT i32 39
; CHECK: [[C36:%[0-9]+]]:_(s32) = G_CONSTANT i32 41
; CHECK: [[C37:%[0-9]+]]:_(s32) = G_CONSTANT i32 42
; CHECK: [[C38:%[0-9]+]]:_(s32) = G_CONSTANT i32 43
; CHECK: [[C39:%[0-9]+]]:_(s32) = G_CONSTANT i32 44
; CHECK: [[C40:%[0-9]+]]:_(s32) = G_CONSTANT i32 45
; CHECK: [[C41:%[0-9]+]]:_(s32) = G_CONSTANT i32 46
; CHECK: [[C42:%[0-9]+]]:_(s32) = G_CONSTANT i32 47
; CHECK: [[C43:%[0-9]+]]:_(s32) = G_CONSTANT i32 48
; CHECK: [[C44:%[0-9]+]]:_(s32) = G_CONSTANT i32 49
; CHECK: [[C45:%[0-9]+]]:_(s32) = G_CONSTANT i32 50
; CHECK: [[C46:%[0-9]+]]:_(s32) = G_CONSTANT i32 51
; CHECK: [[C47:%[0-9]+]]:_(s32) = G_CONSTANT i32 52
; CHECK: [[C48:%[0-9]+]]:_(s32) = G_CONSTANT i32 53
; CHECK: [[C49:%[0-9]+]]:_(s32) = G_CONSTANT i32 54
; CHECK: [[C50:%[0-9]+]]:_(s32) = G_CONSTANT i32 55
; CHECK: [[C51:%[0-9]+]]:_(s32) = G_CONSTANT i32 4352
; CHECK: [[C52:%[0-9]+]]:_(s32) = G_CONSTANT i32 4353
; CHECK: [[C53:%[0-9]+]]:_(s32) = G_CONSTANT i32 4354
; CHECK: [[C54:%[0-9]+]]:_(s32) = G_CONSTANT i32 4355
; CHECK: [[GV:%[0-9]+]]:_(p0) = G_GLOBAL_VALUE @global
; CHECK: [[C55:%[0-9]+]]:_(s64) = G_CONSTANT i64 0
; CHECK: [[INTTOPTR:%[0-9]+]]:_(p0) = G_INTTOPTR [[C55]](s64)
; CHECK: [[C56:%[0-9]+]]:_(s64) = G_CONSTANT i64 1
; CHECK: [[C57:%[0-9]+]]:_(s64) = G_CONSTANT i64 2
; CHECK: [[C58:%[0-9]+]]:_(s64) = G_CONSTANT i64 3
; CHECK: [[C59:%[0-9]+]]:_(s64) = G_CONSTANT i64 4
; CHECK: [[C60:%[0-9]+]]:_(s64) = G_CONSTANT i64 5
; CHECK: [[C61:%[0-9]+]]:_(s64) = G_CONSTANT i64 6
; CHECK: [[C62:%[0-9]+]]:_(s64) = G_CONSTANT i64 7
; CHECK: [[C63:%[0-9]+]]:_(s64) = G_CONSTANT i64 8
; CHECK: [[C64:%[0-9]+]]:_(s64) = G_CONSTANT i64 9
; CHECK: [[C65:%[0-9]+]]:_(s64) = G_CONSTANT i64 10
; CHECK: [[C66:%[0-9]+]]:_(s64) = G_CONSTANT i64 11
; CHECK: [[C67:%[0-9]+]]:_(s64) = G_CONSTANT i64 12
; CHECK: [[C68:%[0-9]+]]:_(s64) = G_CONSTANT i64 13
; CHECK: [[C69:%[0-9]+]]:_(s64) = G_CONSTANT i64 14
; CHECK: [[C70:%[0-9]+]]:_(s64) = G_CONSTANT i64 15
; CHECK: [[C71:%[0-9]+]]:_(s64) = G_CONSTANT i64 16
; CHECK: [[C72:%[0-9]+]]:_(s64) = G_CONSTANT i64 17
; CHECK: [[C73:%[0-9]+]]:_(s64) = G_CONSTANT i64 18
; CHECK: [[C74:%[0-9]+]]:_(s64) = G_CONSTANT i64 19
; CHECK: [[C75:%[0-9]+]]:_(s64) = G_CONSTANT i64 20
; CHECK: [[C76:%[0-9]+]]:_(s64) = G_CONSTANT i64 21
; CHECK: [[C77:%[0-9]+]]:_(s64) = G_CONSTANT i64 22
; CHECK: [[C78:%[0-9]+]]:_(s64) = G_CONSTANT i64 23
; CHECK: [[C79:%[0-9]+]]:_(s64) = G_CONSTANT i64 24
; CHECK: [[C80:%[0-9]+]]:_(s64) = G_CONSTANT i64 25
; CHECK: [[C81:%[0-9]+]]:_(s64) = G_CONSTANT i64 26
; CHECK: [[C82:%[0-9]+]]:_(s64) = G_CONSTANT i64 27
; CHECK: [[C83:%[0-9]+]]:_(s64) = G_CONSTANT i64 28
; CHECK: [[C84:%[0-9]+]]:_(s64) = G_CONSTANT i64 29
; CHECK: [[C85:%[0-9]+]]:_(s64) = G_CONSTANT i64 30
; CHECK: [[C86:%[0-9]+]]:_(s64) = G_CONSTANT i64 31
; CHECK: [[C87:%[0-9]+]]:_(s64) = G_CONSTANT i64 32
; CHECK: [[C88:%[0-9]+]]:_(s64) = G_CONSTANT i64 33
; CHECK: [[C89:%[0-9]+]]:_(s64) = G_CONSTANT i64 34
; CHECK: [[C90:%[0-9]+]]:_(s64) = G_CONSTANT i64 35
; CHECK: [[C91:%[0-9]+]]:_(s64) = G_CONSTANT i64 36
; CHECK: [[C92:%[0-9]+]]:_(s64) = G_CONSTANT i64 37
; CHECK: [[C93:%[0-9]+]]:_(s64) = G_CONSTANT i64 38
; CHECK: [[C94:%[0-9]+]]:_(s64) = G_CONSTANT i64 39
; CHECK: [[C95:%[0-9]+]]:_(s64) = G_CONSTANT i64 40
; CHECK: [[C96:%[0-9]+]]:_(s64) = G_CONSTANT i64 41
; CHECK: [[C97:%[0-9]+]]:_(s64) = G_CONSTANT i64 42
; CHECK: [[C98:%[0-9]+]]:_(s64) = G_CONSTANT i64 43
; CHECK: [[C99:%[0-9]+]]:_(s64) = G_CONSTANT i64 44
; CHECK: [[C100:%[0-9]+]]:_(s64) = G_CONSTANT i64 45
; CHECK: [[C101:%[0-9]+]]:_(s64) = G_CONSTANT i64 46
; CHECK: [[C102:%[0-9]+]]:_(s64) = G_CONSTANT i64 47
; CHECK: [[C103:%[0-9]+]]:_(s64) = G_CONSTANT i64 48
; CHECK: [[C104:%[0-9]+]]:_(s64) = G_CONSTANT i64 49
; CHECK: [[C105:%[0-9]+]]:_(s64) = G_CONSTANT i64 50
; CHECK: [[C106:%[0-9]+]]:_(s64) = G_CONSTANT i64 51
; CHECK: [[C107:%[0-9]+]]:_(s64) = G_CONSTANT i64 52
; CHECK: [[C108:%[0-9]+]]:_(s64) = G_CONSTANT i64 53
; CHECK: [[C109:%[0-9]+]]:_(s64) = G_CONSTANT i64 54
; CHECK: [[FRAME_INDEX:%[0-9]+]]:_(p0) = G_FRAME_INDEX %stack.0.tmp
; CHECK: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C]]
; CHECK: G_BRCOND [[ICMP]](s1), %bb.56
; CHECK: G_BR %bb.61
; CHECK: bb.61.bb:
; CHECK: successors: %bb.2(0x40000000), %bb.62(0x40000000)
; CHECK: [[ICMP1:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C1]]
; CHECK: G_BRCOND [[ICMP1]](s1), %bb.2
; CHECK: G_BR %bb.62
; CHECK: bb.62.bb:
; CHECK: successors: %bb.3(0x40000000), %bb.63(0x40000000)
; CHECK: [[ICMP2:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C2]]
; CHECK: G_BRCOND [[ICMP2]](s1), %bb.3
; CHECK: G_BR %bb.63
; CHECK: bb.63.bb:
; CHECK: successors: %bb.4(0x40000000), %bb.64(0x40000000)
; CHECK: [[ICMP3:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C3]]
; CHECK: G_BRCOND [[ICMP3]](s1), %bb.4
; CHECK: G_BR %bb.64
; CHECK: bb.64.bb:
; CHECK: successors: %bb.5(0x40000000), %bb.65(0x40000000)
; CHECK: [[ICMP4:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C4]]
; CHECK: G_BRCOND [[ICMP4]](s1), %bb.5
; CHECK: G_BR %bb.65
; CHECK: bb.65.bb:
; CHECK: successors: %bb.6(0x40000000), %bb.66(0x40000000)
; CHECK: [[ICMP5:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C5]]
; CHECK: G_BRCOND [[ICMP5]](s1), %bb.6
; CHECK: G_BR %bb.66
; CHECK: bb.66.bb:
; CHECK: successors: %bb.7(0x40000000), %bb.67(0x40000000)
; CHECK: [[ICMP6:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C6]]
; CHECK: G_BRCOND [[ICMP6]](s1), %bb.7
; CHECK: G_BR %bb.67
; CHECK: bb.67.bb:
; CHECK: successors: %bb.8(0x40000000), %bb.68(0x40000000)
; CHECK: [[ICMP7:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C7]]
; CHECK: G_BRCOND [[ICMP7]](s1), %bb.8
; CHECK: G_BR %bb.68
; CHECK: bb.68.bb:
; CHECK: successors: %bb.9(0x40000000), %bb.69(0x40000000)
; CHECK: [[ICMP8:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C8]]
; CHECK: G_BRCOND [[ICMP8]](s1), %bb.9
; CHECK: G_BR %bb.69
; CHECK: bb.69.bb:
; CHECK: successors: %bb.10(0x40000000), %bb.70(0x40000000)
; CHECK: [[ICMP9:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C9]]
; CHECK: G_BRCOND [[ICMP9]](s1), %bb.10
; CHECK: G_BR %bb.70
; CHECK: bb.70.bb:
; CHECK: successors: %bb.11(0x40000000), %bb.71(0x40000000)
; CHECK: [[ICMP10:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C10]]
; CHECK: G_BRCOND [[ICMP10]](s1), %bb.11
; CHECK: G_BR %bb.71
; CHECK: bb.71.bb:
; CHECK: successors: %bb.12(0x40000000), %bb.72(0x40000000)
; CHECK: [[ICMP11:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C11]]
; CHECK: G_BRCOND [[ICMP11]](s1), %bb.12
; CHECK: G_BR %bb.72
; CHECK: bb.72.bb:
; CHECK: successors: %bb.13(0x40000000), %bb.73(0x40000000)
; CHECK: [[ICMP12:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C12]]
; CHECK: G_BRCOND [[ICMP12]](s1), %bb.13
; CHECK: G_BR %bb.73
; CHECK: bb.73.bb:
; CHECK: successors: %bb.14(0x40000000), %bb.74(0x40000000)
; CHECK: [[ICMP13:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C13]]
; CHECK: G_BRCOND [[ICMP13]](s1), %bb.14
; CHECK: G_BR %bb.74
; CHECK: bb.74.bb:
; CHECK: successors: %bb.15(0x40000000), %bb.75(0x40000000)
; CHECK: [[ICMP14:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C14]]
; CHECK: G_BRCOND [[ICMP14]](s1), %bb.15
; CHECK: G_BR %bb.75
; CHECK: bb.75.bb:
; CHECK: successors: %bb.16(0x40000000), %bb.76(0x40000000)
; CHECK: [[ICMP15:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C15]]
; CHECK: G_BRCOND [[ICMP15]](s1), %bb.16
; CHECK: G_BR %bb.76
; CHECK: bb.76.bb:
; CHECK: successors: %bb.17(0x40000000), %bb.77(0x40000000)
; CHECK: [[ICMP16:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C16]]
; CHECK: G_BRCOND [[ICMP16]](s1), %bb.17
; CHECK: G_BR %bb.77
; CHECK: bb.77.bb:
; CHECK: successors: %bb.18(0x40000000), %bb.78(0x40000000)
; CHECK: [[ICMP17:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C17]]
; CHECK: G_BRCOND [[ICMP17]](s1), %bb.18
; CHECK: G_BR %bb.78
; CHECK: bb.78.bb:
; CHECK: successors: %bb.19(0x40000000), %bb.79(0x40000000)
; CHECK: [[ICMP18:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C18]]
; CHECK: G_BRCOND [[ICMP18]](s1), %bb.19
; CHECK: G_BR %bb.79
; CHECK: bb.79.bb:
; CHECK: successors: %bb.20(0x40000000), %bb.80(0x40000000)
; CHECK: [[ICMP19:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C19]]
; CHECK: G_BRCOND [[ICMP19]](s1), %bb.20
; CHECK: G_BR %bb.80
; CHECK: bb.80.bb:
; CHECK: successors: %bb.21(0x40000000), %bb.81(0x40000000)
; CHECK: [[ICMP20:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C20]]
; CHECK: G_BRCOND [[ICMP20]](s1), %bb.21
; CHECK: G_BR %bb.81
; CHECK: bb.81.bb:
; CHECK: successors: %bb.22(0x40000000), %bb.82(0x40000000)
; CHECK: [[ICMP21:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C21]]
; CHECK: G_BRCOND [[ICMP21]](s1), %bb.22
; CHECK: G_BR %bb.82
; CHECK: bb.82.bb:
; CHECK: successors: %bb.23(0x40000000), %bb.83(0x40000000)
; CHECK: [[ICMP22:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C22]]
; CHECK: G_BRCOND [[ICMP22]](s1), %bb.23
; CHECK: G_BR %bb.83
; CHECK: bb.83.bb:
; CHECK: successors: %bb.24(0x40000000), %bb.84(0x40000000)
; CHECK: [[ICMP23:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C23]]
; CHECK: G_BRCOND [[ICMP23]](s1), %bb.24
; CHECK: G_BR %bb.84
; CHECK: bb.84.bb:
; CHECK: successors: %bb.25(0x40000000), %bb.85(0x40000000)
; CHECK: [[ICMP24:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C24]]
; CHECK: G_BRCOND [[ICMP24]](s1), %bb.25
; CHECK: G_BR %bb.85
; CHECK: bb.85.bb:
; CHECK: successors: %bb.26(0x40000000), %bb.86(0x40000000)
; CHECK: [[ICMP25:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C25]]
; CHECK: G_BRCOND [[ICMP25]](s1), %bb.26
; CHECK: G_BR %bb.86
; CHECK: bb.86.bb:
; CHECK: successors: %bb.27(0x40000000), %bb.87(0x40000000)
; CHECK: [[ICMP26:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C26]]
; CHECK: G_BRCOND [[ICMP26]](s1), %bb.27
; CHECK: G_BR %bb.87
; CHECK: bb.87.bb:
; CHECK: successors: %bb.28(0x40000000), %bb.88(0x40000000)
; CHECK: [[ICMP27:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C27]]
; CHECK: G_BRCOND [[ICMP27]](s1), %bb.28
; CHECK: G_BR %bb.88
; CHECK: bb.88.bb:
; CHECK: successors: %bb.29(0x40000000), %bb.89(0x40000000)
; CHECK: [[ICMP28:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C28]]
; CHECK: G_BRCOND [[ICMP28]](s1), %bb.29
; CHECK: G_BR %bb.89
; CHECK: bb.89.bb:
; CHECK: successors: %bb.30(0x40000000), %bb.90(0x40000000)
; CHECK: [[ICMP29:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C29]]
; CHECK: G_BRCOND [[ICMP29]](s1), %bb.30
; CHECK: G_BR %bb.90
; CHECK: bb.90.bb:
; CHECK: successors: %bb.31(0x40000000), %bb.91(0x40000000)
; CHECK: [[ICMP30:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C30]]
; CHECK: G_BRCOND [[ICMP30]](s1), %bb.31
; CHECK: G_BR %bb.91
; CHECK: bb.91.bb:
; CHECK: successors: %bb.32(0x40000000), %bb.92(0x40000000)
; CHECK: [[ICMP31:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C31]]
; CHECK: G_BRCOND [[ICMP31]](s1), %bb.32
; CHECK: G_BR %bb.92
; CHECK: bb.92.bb:
; CHECK: successors: %bb.33(0x40000000), %bb.93(0x40000000)
; CHECK: [[ICMP32:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C32]]
; CHECK: G_BRCOND [[ICMP32]](s1), %bb.33
; CHECK: G_BR %bb.93
; CHECK: bb.93.bb:
; CHECK: successors: %bb.34(0x40000000), %bb.94(0x40000000)
; CHECK: [[ICMP33:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C33]]
; CHECK: G_BRCOND [[ICMP33]](s1), %bb.34
; CHECK: G_BR %bb.94
; CHECK: bb.94.bb:
; CHECK: successors: %bb.35(0x40000000), %bb.95(0x40000000)
; CHECK: [[ICMP34:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C34]]
; CHECK: G_BRCOND [[ICMP34]](s1), %bb.35
; CHECK: G_BR %bb.95
; CHECK: bb.95.bb:
; CHECK: successors: %bb.36(0x40000000), %bb.96(0x40000000)
; CHECK: [[ICMP35:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C35]]
; CHECK: G_BRCOND [[ICMP35]](s1), %bb.36
; CHECK: G_BR %bb.96
; CHECK: bb.96.bb:
; CHECK: successors: %bb.37(0x40000000), %bb.97(0x40000000)
; CHECK: [[ICMP36:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C36]]
; CHECK: G_BRCOND [[ICMP36]](s1), %bb.37
; CHECK: G_BR %bb.97
; CHECK: bb.97.bb:
; CHECK: successors: %bb.38(0x40000000), %bb.98(0x40000000)
; CHECK: [[ICMP37:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C37]]
; CHECK: G_BRCOND [[ICMP37]](s1), %bb.38
; CHECK: G_BR %bb.98
; CHECK: bb.98.bb:
; CHECK: successors: %bb.39(0x40000000), %bb.99(0x40000000)
; CHECK: [[ICMP38:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C38]]
; CHECK: G_BRCOND [[ICMP38]](s1), %bb.39
; CHECK: G_BR %bb.99
; CHECK: bb.99.bb:
; CHECK: successors: %bb.40(0x40000000), %bb.100(0x40000000)
; CHECK: [[ICMP39:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C39]]
; CHECK: G_BRCOND [[ICMP39]](s1), %bb.40
; CHECK: G_BR %bb.100
; CHECK: bb.100.bb:
; CHECK: successors: %bb.41(0x40000000), %bb.101(0x40000000)
; CHECK: [[ICMP40:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C40]]
; CHECK: G_BRCOND [[ICMP40]](s1), %bb.41
; CHECK: G_BR %bb.101
; CHECK: bb.101.bb:
; CHECK: successors: %bb.42(0x40000000), %bb.102(0x40000000)
; CHECK: [[ICMP41:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C41]]
; CHECK: G_BRCOND [[ICMP41]](s1), %bb.42
; CHECK: G_BR %bb.102
; CHECK: bb.102.bb:
; CHECK: successors: %bb.43(0x40000000), %bb.103(0x40000000)
; CHECK: [[ICMP42:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C42]]
; CHECK: G_BRCOND [[ICMP42]](s1), %bb.43
; CHECK: G_BR %bb.103
; CHECK: bb.103.bb:
; CHECK: successors: %bb.44(0x40000000), %bb.104(0x40000000)
; CHECK: [[ICMP43:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C43]]
; CHECK: G_BRCOND [[ICMP43]](s1), %bb.44
; CHECK: G_BR %bb.104
; CHECK: bb.104.bb:
; CHECK: successors: %bb.45(0x40000000), %bb.105(0x40000000)
; CHECK: [[ICMP44:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C44]]
; CHECK: G_BRCOND [[ICMP44]](s1), %bb.45
; CHECK: G_BR %bb.105
; CHECK: bb.105.bb:
; CHECK: successors: %bb.46(0x40000000), %bb.106(0x40000000)
; CHECK: [[ICMP45:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C45]]
; CHECK: G_BRCOND [[ICMP45]](s1), %bb.46
; CHECK: G_BR %bb.106
; CHECK: bb.106.bb:
; CHECK: successors: %bb.47(0x40000000), %bb.107(0x40000000)
; CHECK: [[ICMP46:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C46]]
; CHECK: G_BRCOND [[ICMP46]](s1), %bb.47
; CHECK: G_BR %bb.107
; CHECK: bb.107.bb:
; CHECK: successors: %bb.48(0x40000000), %bb.108(0x40000000)
; CHECK: [[ICMP47:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C47]]
; CHECK: G_BRCOND [[ICMP47]](s1), %bb.48
; CHECK: G_BR %bb.108
; CHECK: bb.108.bb:
; CHECK: successors: %bb.49(0x40000000), %bb.109(0x40000000)
; CHECK: [[ICMP48:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C48]]
; CHECK: G_BRCOND [[ICMP48]](s1), %bb.49
; CHECK: G_BR %bb.109
; CHECK: bb.109.bb:
; CHECK: successors: %bb.50(0x40000000), %bb.110(0x40000000)
; CHECK: [[ICMP49:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C49]]
; CHECK: G_BRCOND [[ICMP49]](s1), %bb.50
; CHECK: G_BR %bb.110
; CHECK: bb.110.bb:
; CHECK: successors: %bb.51(0x40000000), %bb.111(0x40000000)
; CHECK: [[ICMP50:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C50]]
; CHECK: G_BRCOND [[ICMP50]](s1), %bb.51
; CHECK: G_BR %bb.111
; CHECK: bb.111.bb:
; CHECK: successors: %bb.52(0x40000000), %bb.112(0x40000000)
; CHECK: [[ICMP51:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C51]]
; CHECK: G_BRCOND [[ICMP51]](s1), %bb.52
; CHECK: G_BR %bb.112
; CHECK: bb.112.bb:
; CHECK: successors: %bb.53(0x40000000), %bb.113(0x40000000)
; CHECK: [[ICMP52:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C52]]
; CHECK: G_BRCOND [[ICMP52]](s1), %bb.53
; CHECK: G_BR %bb.113
; CHECK: bb.113.bb:
; CHECK: successors: %bb.54(0x40000000), %bb.114(0x40000000)
; CHECK: [[ICMP53:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C53]]
; CHECK: G_BRCOND [[ICMP53]](s1), %bb.54
; CHECK: G_BR %bb.114
; CHECK: bb.114.bb:
; CHECK: successors: %bb.55(0x40000000), %bb.60(0x40000000)
; CHECK: [[ICMP54:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C54]]
; CHECK: G_BRCOND [[ICMP54]](s1), %bb.55
; CHECK: G_BR %bb.60
; CHECK: bb.2.bb3:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.3.bb4:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.4.bb5:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.5.bb6:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.6.bb7:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.7.bb8:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.8.bb9:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.9.bb10:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.10.bb11:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.11.bb12:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.12.bb13:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.13.bb14:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.14.bb15:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.15.bb16:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.16.bb17:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.17.bb18:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.18.bb19:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.19.bb20:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.20.bb21:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.21.bb22:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.22.bb23:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.23.bb24:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.24.bb25:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.25.bb26:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.26.bb27:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.27.bb28:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.28.bb29:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.29.bb30:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.30.bb31:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.31.bb32:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.32.bb33:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.33.bb34:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.34.bb35:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.35.bb36:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.36.bb37:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.37.bb38:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.38.bb39:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.39.bb40:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.40.bb41:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.41.bb42:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.42.bb43:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.43.bb44:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.44.bb45:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.45.bb46:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.46.bb47:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.47.bb48:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.48.bb49:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.49.bb50:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.50.bb51:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.51.bb52:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.52.bb53:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.53.bb54:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.54.bb55:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: G_BR %bb.56
; CHECK: bb.55.bb56:
; CHECK: successors: %bb.56(0x80000000)
; CHECK: bb.56.bb57:
; CHECK: successors: %bb.59(0x80000000)
; CHECK: [[PHI:%[0-9]+]]:_(s64) = G_PHI [[C55]](s64), %bb.1, [[C56]](s64), %bb.2, [[C57]](s64), %bb.3, [[C58]](s64), %bb.4, [[C59]](s64), %bb.5, [[C60]](s64), %bb.6, [[C61]](s64), %bb.7, [[C62]](s64), %bb.8, [[C63]](s64), %bb.9, [[C64]](s64), %bb.10, [[C65]](s64), %bb.11, [[C66]](s64), %bb.12, [[C67]](s64), %bb.13, [[C68]](s64), %bb.14, [[C69]](s64), %bb.15, [[C70]](s64), %bb.16, [[C71]](s64), %bb.17, [[C72]](s64), %bb.18, [[C73]](s64), %bb.19, [[C74]](s64), %bb.20, [[C75]](s64), %bb.21, [[C76]](s64), %bb.22, [[C77]](s64), %bb.23, [[C78]](s64), %bb.24, [[C79]](s64), %bb.25, [[C80]](s64), %bb.26, [[C81]](s64), %bb.27, [[C82]](s64), %bb.28, [[C83]](s64), %bb.29, [[C84]](s64), %bb.30, [[C85]](s64), %bb.31, [[C86]](s64), %bb.32, [[C87]](s64), %bb.33, [[C88]](s64), %bb.34, [[C89]](s64), %bb.35, [[C90]](s64), %bb.36, [[C91]](s64), %bb.37, [[C92]](s64), %bb.38, [[C93]](s64), %bb.39, [[C94]](s64), %bb.40, [[C95]](s64), %bb.41, [[C96]](s64), %bb.42, [[C97]](s64), %bb.43, [[C98]](s64), %bb.44, [[C99]](s64), %bb.45, [[C100]](s64), %bb.46, [[C101]](s64), %bb.47, [[C102]](s64), %bb.48, [[C103]](s64), %bb.49, [[C104]](s64), %bb.50, [[C105]](s64), %bb.51, [[C106]](s64), %bb.52, [[C107]](s64), %bb.53, [[C108]](s64), %bb.54, [[C109]](s64), %bb.55
; CHECK: [[C110:%[0-9]+]]:_(s64) = G_CONSTANT i64 16
; CHECK: [[MUL:%[0-9]+]]:_(s64) = G_MUL [[C110]], [[PHI]]
; CHECK: [[GEP:%[0-9]+]]:_(p0) = G_PTR_ADD [[GV]], [[MUL]](s64)
; CHECK: [[C111:%[0-9]+]]:_(s64) = G_CONSTANT i64 8
; CHECK: [[GEP1:%[0-9]+]]:_(p0) = G_PTR_ADD [[GEP]], [[C111]](s64)
; CHECK: [[LOAD:%[0-9]+]]:_(p0) = G_LOAD [[GEP1]](p0) :: (load 8 from %ir.tmp59)
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
; CHECK: $x0 = COPY [[COPY]](p0)
; CHECK: $x1 = COPY [[LOAD]](p0)
; CHECK: BL @wibble, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $x0, implicit $x1, implicit-def $x0
; CHECK: [[COPY3:%[0-9]+]]:_(p0) = COPY $x0
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
; CHECK: G_BR %bb.59
; CHECK: bb.57.bb62:
; CHECK: successors: %bb.59(0x80000000)
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
; CHECK: $x0 = COPY [[COPY]](p0)
; CHECK: $x1 = COPY [[COPY2]](p0)
; CHECK: BL @wibble, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $x0, implicit $x1, implicit-def $x0
; CHECK: [[COPY4:%[0-9]+]]:_(p0) = COPY $x0
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
; CHECK: G_BR %bb.59
; CHECK: bb.58.bb64:
; CHECK: successors: %bb.59(0x80000000)
; CHECK: [[COPY5:%[0-9]+]]:_(p0) = COPY [[FRAME_INDEX]](p0)
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
; CHECK: $w0 = COPY [[COPY1]](s32)
; CHECK: $x1 = COPY [[COPY5]](p0)
; CHECK: BL @baz, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $w0, implicit $x1
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
; CHECK: $x0 = COPY [[COPY]](p0)
; CHECK: $x1 = COPY [[COPY5]](p0)
; CHECK: BL @wibble, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $x0, implicit $x1, implicit-def $x0
; CHECK: [[COPY6:%[0-9]+]]:_(p0) = COPY $x0
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
; CHECK: bb.59.bb68:
; CHECK: RET_ReallyLR
; CHECK: bb.60.bb69:
; CHECK: successors: %bb.58(0x40000000), %bb.57(0x40000000)
; CHECK: [[ICMP55:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY2]](p0), [[INTTOPTR]]
; CHECK: G_BRCOND [[ICMP55]](s1), %bb.58
; CHECK: G_BR %bb.57
bb:
%tmp = alloca [16 x i32], align 4
switch i32 %arg1, label %bb69 [
i32 3, label %bb57
i32 4, label %bb3
i32 6, label %bb4
i32 7, label %bb5
i32 8, label %bb6
i32 9, label %bb7
i32 10, label %bb8
i32 11, label %bb9
i32 12, label %bb10
i32 13, label %bb11
i32 14, label %bb12
i32 15, label %bb13
i32 16, label %bb14
i32 17, label %bb15
i32 18, label %bb16
i32 19, label %bb17
i32 20, label %bb18
i32 21, label %bb19
i32 22, label %bb20
i32 23, label %bb21
i32 24, label %bb22
i32 25, label %bb23
i32 26, label %bb24
i32 27, label %bb25
i32 28, label %bb26
i32 29, label %bb27
i32 30, label %bb28
i32 31, label %bb29
i32 32, label %bb30
i32 33, label %bb31
i32 34, label %bb32
i32 35, label %bb33
i32 36, label %bb34
i32 37, label %bb35
i32 38, label %bb36
i32 39, label %bb37
i32 41, label %bb38
i32 42, label %bb39
i32 43, label %bb40
i32 44, label %bb41
i32 45, label %bb42
i32 46, label %bb43
i32 47, label %bb44
i32 48, label %bb45
i32 49, label %bb46
i32 50, label %bb47
i32 51, label %bb48
i32 52, label %bb49
i32 53, label %bb50
i32 54, label %bb51
i32 55, label %bb52
i32 4352, label %bb53
i32 4353, label %bb54
i32 4354, label %bb55
i32 4355, label %bb56
]
bb3: ; preds = %bb
br label %bb57
bb4: ; preds = %bb
br label %bb57
bb5: ; preds = %bb
br label %bb57
bb6: ; preds = %bb
br label %bb57
bb7: ; preds = %bb
br label %bb57
bb8: ; preds = %bb
br label %bb57
bb9: ; preds = %bb
br label %bb57
bb10: ; preds = %bb
br label %bb57
bb11: ; preds = %bb
br label %bb57
bb12: ; preds = %bb
br label %bb57
bb13: ; preds = %bb
br label %bb57
bb14: ; preds = %bb
br label %bb57
bb15: ; preds = %bb
br label %bb57
bb16: ; preds = %bb
br label %bb57
bb17: ; preds = %bb
br label %bb57
bb18: ; preds = %bb
br label %bb57
bb19: ; preds = %bb
br label %bb57
bb20: ; preds = %bb
br label %bb57
bb21: ; preds = %bb
br label %bb57
bb22: ; preds = %bb
br label %bb57
bb23: ; preds = %bb
br label %bb57
bb24: ; preds = %bb
br label %bb57
bb25: ; preds = %bb
br label %bb57
bb26: ; preds = %bb
br label %bb57
bb27: ; preds = %bb
br label %bb57
bb28: ; preds = %bb
br label %bb57
bb29: ; preds = %bb
br label %bb57
bb30: ; preds = %bb
br label %bb57
bb31: ; preds = %bb
br label %bb57
bb32: ; preds = %bb
br label %bb57
bb33: ; preds = %bb
br label %bb57
bb34: ; preds = %bb
br label %bb57
bb35: ; preds = %bb
br label %bb57
bb36: ; preds = %bb
br label %bb57
bb37: ; preds = %bb
br label %bb57
bb38: ; preds = %bb
br label %bb57
bb39: ; preds = %bb
br label %bb57
bb40: ; preds = %bb
br label %bb57
bb41: ; preds = %bb
br label %bb57
bb42: ; preds = %bb
br label %bb57
bb43: ; preds = %bb
br label %bb57
bb44: ; preds = %bb
br label %bb57
bb45: ; preds = %bb
br label %bb57
bb46: ; preds = %bb
br label %bb57
bb47: ; preds = %bb
br label %bb57
bb48: ; preds = %bb
br label %bb57
bb49: ; preds = %bb
br label %bb57
bb50: ; preds = %bb
br label %bb57
bb51: ; preds = %bb
br label %bb57
bb52: ; preds = %bb
br label %bb57
bb53: ; preds = %bb
br label %bb57
bb54: ; preds = %bb
br label %bb57
bb55: ; preds = %bb
br label %bb57
bb56: ; preds = %bb
br label %bb57
bb57: ; preds = %bb56, %bb55, %bb54, %bb53, %bb52, %bb51, %bb50, %bb49, %bb48, %bb47, %bb46, %bb45, %bb44, %bb43, %bb42, %bb41, %bb40, %bb39, %bb38, %bb37, %bb36, %bb35, %bb34, %bb33, %bb32, %bb31, %bb30, %bb29, %bb28, %bb27, %bb26, %bb25, %bb24, %bb23, %bb22, %bb21, %bb20, %bb19, %bb18, %bb17, %bb16, %bb15, %bb14, %bb13, %bb12, %bb11, %bb10, %bb9, %bb8, %bb7, %bb6, %bb5, %bb4, %bb3, %bb
%tmp58 = phi i64 [ 0, %bb ], [ 1, %bb3 ], [ 2, %bb4 ], [ 3, %bb5 ], [ 4, %bb6 ], [ 5, %bb7 ], [ 6, %bb8 ], [ 7, %bb9 ], [ 8, %bb10 ], [ 9, %bb11 ], [ 10, %bb12 ], [ 11, %bb13 ], [ 12, %bb14 ], [ 13, %bb15 ], [ 14, %bb16 ], [ 15, %bb17 ], [ 16, %bb18 ], [ 17, %bb19 ], [ 18, %bb20 ], [ 19, %bb21 ], [ 20, %bb22 ], [ 21, %bb23 ], [ 22, %bb24 ], [ 23, %bb25 ], [ 24, %bb26 ], [ 25, %bb27 ], [ 26, %bb28 ], [ 27, %bb29 ], [ 28, %bb30 ], [ 29, %bb31 ], [ 30, %bb32 ], [ 31, %bb33 ], [ 32, %bb34 ], [ 33, %bb35 ], [ 34, %bb36 ], [ 35, %bb37 ], [ 36, %bb38 ], [ 37, %bb39 ], [ 38, %bb40 ], [ 39, %bb41 ], [ 40, %bb42 ], [ 41, %bb43 ], [ 42, %bb44 ], [ 43, %bb45 ], [ 44, %bb46 ], [ 45, %bb47 ], [ 46, %bb48 ], [ 47, %bb49 ], [ 48, %bb50 ], [ 49, %bb51 ], [ 50, %bb52 ], [ 51, %bb53 ], [ 52, %bb54 ], [ 53, %bb55 ], [ 54, %bb56 ]
%tmp59 = getelementptr inbounds [55 x %0], [55 x %0]* @global, i64 0, i64 %tmp58, i32 1
%tmp60 = load i32*, i32** %tmp59, align 8
%tmp61 = call %1* @wibble(%1* %arg, i32* %tmp60)
br label %bb68
bb62: ; preds = %bb69
%tmp63 = call %1* @wibble(%1* %arg, i32* nonnull %arg2)
br label %bb68
bb64: ; preds = %bb69
%tmp65 = bitcast [16 x i32]* %tmp to i8*
%tmp66 = getelementptr inbounds [16 x i32], [16 x i32]* %tmp, i64 0, i64 0
call void @baz(i32 %arg1, i32* %tmp66)
%tmp67 = call %1* @wibble(%1* %arg, i32* %tmp66)
br label %bb68
bb68: ; preds = %bb64, %bb62, %bb57
ret void
bb69: ; preds = %bb
%tmp70 = icmp eq i32* %arg2, null
br i1 %tmp70, label %bb64, label %bb62
}
declare %1* @wibble(%1* returned, i32*)
declare void @baz(i32, i32*)
; Check that with 2 jump tables, the phi node doesn't lose the edge from the
; second one.
define void @jt_2_tables_phi_edge_from_second() {
; CHECK-LABEL: name: jt_2_tables_phi_edge_from_second
; CHECK: bb.1.entry:
; CHECK: successors: %bb.6(0x40000000), %bb.19(0x40000000)
; CHECK: [[DEF:%[0-9]+]]:_(p0) = G_IMPLICIT_DEF
; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 123
; CHECK: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 263
; CHECK: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 265
; CHECK: [[C3:%[0-9]+]]:_(s32) = G_CONSTANT i32 270
; CHECK: [[C4:%[0-9]+]]:_(s32) = G_CONSTANT i32 279
; CHECK: [[DEF1:%[0-9]+]]:_(s32) = G_IMPLICIT_DEF
; CHECK: [[C5:%[0-9]+]]:_(s32) = G_CONSTANT i32 37
; CHECK: [[C6:%[0-9]+]]:_(s32) = G_CONSTANT i32 43
; CHECK: [[C7:%[0-9]+]]:_(s32) = G_CONSTANT i32 45
; CHECK: [[C8:%[0-9]+]]:_(s32) = G_CONSTANT i32 60
; CHECK: [[C9:%[0-9]+]]:_(s32) = G_CONSTANT i32 278
; CHECK: [[C10:%[0-9]+]]:_(s32) = G_CONSTANT i32 280
; CHECK: [[C11:%[0-9]+]]:_(s32) = G_CONSTANT i32 281
; CHECK: [[C12:%[0-9]+]]:_(s32) = G_CONSTANT i32 283
; CHECK: [[DEF2:%[0-9]+]]:_(s1) = G_IMPLICIT_DEF
; CHECK: [[C13:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
; CHECK: [[C14:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
; CHECK: [[C15:%[0-9]+]]:_(s32) = G_CONSTANT i32 4
; CHECK: [[C16:%[0-9]+]]:_(s32) = G_CONSTANT i32 6
; CHECK: [[C17:%[0-9]+]]:_(s32) = G_CONSTANT i32 7
; CHECK: [[C18:%[0-9]+]]:_(s32) = G_CONSTANT i32 8
; CHECK: [[C19:%[0-9]+]]:_(s32) = G_CONSTANT i32 9
; CHECK: [[C20:%[0-9]+]]:_(s32) = G_CONSTANT i32 12
; CHECK: [[C21:%[0-9]+]]:_(s32) = G_CONSTANT i32 15
; CHECK: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load 4 from `i32* undef`, align 8)
; CHECK: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[LOAD]](s32), [[C]]
; CHECK: G_BRCOND [[ICMP]](s1), %bb.6
; CHECK: G_BR %bb.19
; CHECK: bb.19.entry:
; CHECK: successors: %bb.4(0x40000000), %bb.20(0x40000000)
; CHECK: [[ICMP1:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[LOAD]](s32), [[C1]]
; CHECK: G_BRCOND [[ICMP1]](s1), %bb.4
; CHECK: G_BR %bb.20
; CHECK: bb.20.entry:
; CHECK: successors: %bb.7(0x40000000), %bb.21(0x40000000)
; CHECK: [[ICMP2:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[LOAD]](s32), [[C2]]
; CHECK: G_BRCOND [[ICMP2]](s1), %bb.7
; CHECK: G_BR %bb.21
; CHECK: bb.21.entry:
; CHECK: successors: %bb.2(0x40000000), %bb.22(0x40000000)
; CHECK: [[ICMP3:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[LOAD]](s32), [[C3]]
; CHECK: G_BRCOND [[ICMP3]](s1), %bb.2
; CHECK: G_BR %bb.22
; CHECK: bb.22.entry:
; CHECK: successors: %bb.5(0x40000000), %bb.23(0x40000000)
; CHECK: [[ICMP4:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[LOAD]](s32), [[C4]]
; CHECK: G_BRCOND [[ICMP4]](s1), %bb.5
; CHECK: G_BR %bb.23
; CHECK: bb.23.entry:
; CHECK: successors: %bb.3(0x80000000)
; CHECK: G_BR %bb.3
; CHECK: bb.2.if.then:
; CHECK: successors:
; CHECK: bb.3.sw.bb2.i41:
; CHECK: successors:
; CHECK: bb.4.sw.bb7.i44:
; CHECK: successors:
; CHECK: bb.5.sw.bb8.i45:
; CHECK: successors:
; CHECK: bb.6.sw.bb13.i47:
; CHECK: successors:
; CHECK: bb.7.sw.bb14.i48:
; CHECK: successors: %bb.10(0x40000000), %bb.24(0x40000000)
; CHECK: [[ICMP5:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[DEF1]](s32), [[C5]]
; CHECK: G_BRCOND [[ICMP5]](s1), %bb.10
; CHECK: G_BR %bb.24
; CHECK: bb.24.sw.bb14.i48:
; CHECK: successors: %bb.16(0x40000000), %bb.25(0x40000000)
; CHECK: [[ICMP6:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[DEF1]](s32), [[C6]]
; CHECK: G_BRCOND [[ICMP6]](s1), %bb.16
; CHECK: G_BR %bb.25
; CHECK: bb.25.sw.bb14.i48:
; CHECK: successors: %bb.9(0x40000000), %bb.26(0x40000000)
; CHECK: [[ICMP7:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[DEF1]](s32), [[C7]]
; CHECK: G_BRCOND [[ICMP7]](s1), %bb.9
; CHECK: G_BR %bb.26
; CHECK: bb.26.sw.bb14.i48:
; CHECK: successors: %bb.14(0x40000000), %bb.27(0x40000000)
; CHECK: [[ICMP8:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[DEF1]](s32), [[C8]]
; CHECK: G_BRCOND [[ICMP8]](s1), %bb.14
; CHECK: G_BR %bb.27
; CHECK: bb.27.sw.bb14.i48:
; CHECK: successors: %bb.11(0x40000000), %bb.28(0x40000000)
; CHECK: [[ICMP9:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[DEF1]](s32), [[C9]]
; CHECK: G_BRCOND [[ICMP9]](s1), %bb.11
; CHECK: G_BR %bb.28
; CHECK: bb.28.sw.bb14.i48:
; CHECK: successors: %bb.13(0x40000000), %bb.29(0x40000000)
; CHECK: [[ICMP10:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[DEF1]](s32), [[C10]]
; CHECK: G_BRCOND [[ICMP10]](s1), %bb.13
; CHECK: G_BR %bb.29
; CHECK: bb.29.sw.bb14.i48:
; CHECK: successors: %bb.15(0x40000000), %bb.30(0x40000000)
; CHECK: [[ICMP11:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[DEF1]](s32), [[C11]]
; CHECK: G_BRCOND [[ICMP11]](s1), %bb.15
; CHECK: G_BR %bb.30
; CHECK: bb.30.sw.bb14.i48:
; CHECK: successors: %bb.12(0x40000000), %bb.18(0x40000000)
; CHECK: [[ICMP12:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[DEF1]](s32), [[C12]]
; CHECK: G_BRCOND [[ICMP12]](s1), %bb.12
; CHECK: G_BR %bb.18
; CHECK: bb.8.sw.default.i49:
; CHECK: successors:
; CHECK: bb.9.sw.bb1.i:
; CHECK: successors: %bb.16(0x80000000)
; CHECK: G_BR %bb.16
; CHECK: bb.10.sw.bb4.i:
; CHECK: successors: %bb.16(0x80000000)
; CHECK: G_BR %bb.16
; CHECK: bb.11.sw.bb6.i:
; CHECK: successors: %bb.16(0x80000000)
; CHECK: G_BR %bb.16
; CHECK: bb.12.sw.bb7.i:
; CHECK: successors: %bb.16(0x80000000)
; CHECK: G_BR %bb.16
; CHECK: bb.13.sw.bb8.i:
; CHECK: successors: %bb.16(0x80000000)
; CHECK: G_BR %bb.16
; CHECK: bb.14.sw.bb9.i:
; CHECK: successors: %bb.16(0x80000000)
; CHECK: G_BR %bb.16
; CHECK: bb.15.sw.bb12.i:
; CHECK: successors: %bb.16(0x80000000)
; CHECK: bb.16.land.rhs.lr.ph:
; CHECK: successors: %bb.17(0x40000000), %bb.18(0x40000000)
; CHECK: [[PHI:%[0-9]+]]:_(s32) = G_PHI [[C13]](s32), %bb.24, [[C14]](s32), %bb.9, [[C15]](s32), %bb.10, [[C16]](s32), %bb.11, [[C17]](s32), %bb.12, [[C18]](s32), %bb.13, [[C19]](s32), %bb.14, [[C20]](s32), %bb.15
; CHECK: G_BRCOND [[DEF2]](s1), %bb.17
; CHECK: G_BR %bb.18
; CHECK: bb.17.while.body:
; CHECK: successors:
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
; CHECK: BL @jt_2_tables_phi_edge_from_second, csr_aarch64_aapcs, implicit-def $lr, implicit $sp
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
; CHECK: bb.18.while.end:
; CHECK: [[PHI1:%[0-9]+]]:_(s32) = G_PHI [[C21]](s32), %bb.30, [[PHI]](s32), %bb.16
; CHECK: RET_ReallyLR
entry:
%0 = load i32, i32* undef, align 8
switch i32 %0, label %sw.default.i49 [
i32 270, label %if.then
i32 265, label %sw.bb14.i48
i32 123, label %sw.bb13.i47
i32 279, label %sw.bb8.i45
i32 286, label %sw.bb2.i41
i32 263, label %sw.bb7.i44
]
if.then: ; preds = %entry
unreachable
sw.bb2.i41: ; preds = %entry
unreachable
sw.bb7.i44: ; preds = %entry
unreachable
sw.bb8.i45: ; preds = %entry
unreachable
sw.bb13.i47: ; preds = %entry
unreachable
sw.bb14.i48: ; preds = %entry
switch i32 undef, label %while.end [
i32 43, label %land.rhs.lr.ph
i32 45, label %sw.bb1.i
i32 280, label %sw.bb8.i
i32 60, label %sw.bb9.i
i32 37, label %sw.bb4.i
i32 281, label %sw.bb12.i
i32 278, label %sw.bb6.i
i32 283, label %sw.bb7.i
]
sw.default.i49: ; preds = %entry
unreachable
sw.bb1.i: ; preds = %sw.bb14.i48
br label %land.rhs.lr.ph
sw.bb4.i: ; preds = %sw.bb14.i48
br label %land.rhs.lr.ph
sw.bb6.i: ; preds = %sw.bb14.i48
br label %land.rhs.lr.ph
sw.bb7.i: ; preds = %sw.bb14.i48
br label %land.rhs.lr.ph
sw.bb8.i: ; preds = %sw.bb14.i48
br label %land.rhs.lr.ph
sw.bb9.i: ; preds = %sw.bb14.i48
br label %land.rhs.lr.ph
sw.bb12.i: ; preds = %sw.bb14.i48
br label %land.rhs.lr.ph
land.rhs.lr.ph: ; preds = %sw.bb12.i, %sw.bb9.i, %sw.bb8.i, %sw.bb7.i, %sw.bb6.i, %sw.bb4.i, %sw.bb1.i, %sw.bb14.i48
%retval.0.i.ph = phi i32 [ 0, %sw.bb14.i48 ], [ 1, %sw.bb1.i ], [ 4, %sw.bb4.i ], [ 6, %sw.bb6.i ], [ 7, %sw.bb7.i ], [ 8, %sw.bb8.i ], [ 9, %sw.bb9.i ], [ 12, %sw.bb12.i ]
br i1 undef, label %while.body, label %while.end
while.body: ; preds = %land.rhs.lr.ph
call void @jt_2_tables_phi_edge_from_second()
unreachable
while.end: ; preds = %land.rhs.lr.ph, %sw.bb14.i48
%op.0.lcssa = phi i32 [ 15, %sw.bb14.i48 ], [ %retval.0.i.ph, %land.rhs.lr.ph ]
ret void
}
define i32 @range_test(i32 %x) {
; CHECK-LABEL: name: range_test
; CHECK: bb.1.entry:
; CHECK: successors: %bb.3(0x40000000), %bb.5(0x40000000)
; CHECK: liveins: $w0
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 6
; CHECK: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 24
; CHECK: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 3
; CHECK: [[C3:%[0-9]+]]:_(s32) = G_CONSTANT i32 42
; CHECK: [[C4:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
; CHECK: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY]](s32), [[C]]
; CHECK: G_BRCOND [[ICMP]](s1), %bb.3
; CHECK: G_BR %bb.5
; CHECK: bb.5.entry:
; CHECK: successors: %bb.2(0x40000000), %bb.4(0x40000000)
; CHECK: [[SUB:%[0-9]+]]:_(s32) = G_SUB [[COPY]], [[C1]]
; CHECK: [[C5:%[0-9]+]]:_(s32) = G_CONSTANT i32 2
; CHECK: [[ICMP1:%[0-9]+]]:_(s1) = G_ICMP intpred(ule), [[SUB]](s32), [[C5]]
; CHECK: [[C6:%[0-9]+]]:_(s1) = G_CONSTANT i1 true
; CHECK: [[XOR:%[0-9]+]]:_(s1) = G_XOR [[ICMP1]], [[C6]]
; CHECK: G_BRCOND [[XOR]](s1), %bb.4
; CHECK: G_BR %bb.2
; CHECK: bb.2.sw.bb:
; CHECK: successors: %bb.4(0x80000000)
; CHECK: %12:_(s32) = nsw G_ADD [[COPY]], [[C3]]
; CHECK: G_BR %bb.4
; CHECK: bb.3.sw.bb1:
; CHECK: successors: %bb.4(0x80000000)
; CHECK: %10:_(s32) = nsw G_MUL [[COPY]], [[C2]]
; CHECK: bb.4.return:
; CHECK: [[PHI:%[0-9]+]]:_(s32) = G_PHI %10(s32), %bb.3, %12(s32), %bb.2, [[C4]](s32), %bb.5
; CHECK: $w0 = COPY [[PHI]](s32)
; CHECK: RET_ReallyLR implicit $w0
entry:
switch i32 %x, label %return [
i32 24, label %sw.bb
i32 25, label %sw.bb
i32 26, label %sw.bb
i32 6, label %sw.bb1
]
sw.bb:
%add = add nsw i32 %x, 42
br label %return
sw.bb1:
%mul = mul nsw i32 %x, 3
br label %return
return:
%retval.0 = phi i32 [ %mul, %sw.bb1 ], [ %add, %sw.bb ], [ 0, %entry ]
ret i32 %retval.0
}
define i64* @test_range_phi_switch_cycle() {
; CHECK-LABEL: name: test_range_phi_switch_cycle
; CHECK: bb.1.bb:
; CHECK: successors: %bb.2(0x80000000)
; CHECK: [[DEF:%[0-9]+]]:_(s32) = G_IMPLICIT_DEF
; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 305
; CHECK: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 307
; CHECK: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 497
; CHECK: [[C3:%[0-9]+]]:_(s32) = G_CONSTANT i32 4
; CHECK: [[C4:%[0-9]+]]:_(s32) = G_CONSTANT i32 3
; CHECK: [[C5:%[0-9]+]]:_(s32) = G_CONSTANT i32 1
; CHECK: bb.2.bb1:
; CHECK: successors: %bb.2(0x40000000), %bb.6(0x40000000)
; CHECK: [[PHI:%[0-9]+]]:_(s32) = G_PHI [[DEF]](s32), %bb.1, [[C3]](s32), %bb.3, [[C4]](s32), %bb.4, [[C5]](s32), %bb.2
; CHECK: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[DEF]](s32), [[C]]
; CHECK: G_BRCOND [[ICMP]](s1), %bb.2
; CHECK: G_BR %bb.6
; CHECK: bb.6.bb1:
; CHECK: successors: %bb.3(0x40000000), %bb.7(0x40000000)
; CHECK: [[ICMP1:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[DEF]](s32), [[C1]]
; CHECK: G_BRCOND [[ICMP1]](s1), %bb.3
; CHECK: G_BR %bb.7
; CHECK: bb.7.bb1:
; CHECK: successors: %bb.4(0x40000000), %bb.5(0x40000000)
; CHECK: [[ICMP2:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[DEF]](s32), [[C2]]
; CHECK: G_BRCOND [[ICMP2]](s1), %bb.4
; CHECK: G_BR %bb.5
; CHECK: bb.3.bb2:
; CHECK: successors: %bb.2(0x80000000)
; CHECK: G_BR %bb.2
; CHECK: bb.4.bb3:
; CHECK: successors: %bb.2(0x80000000)
; CHECK: G_BR %bb.2
; CHECK: bb.5.bb4:
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
; CHECK: $w0 = COPY [[PHI]](s32)
; CHECK: BL @ham, csr_aarch64_aapcs, implicit-def $lr, implicit $sp, implicit $w0, implicit-def $x0
; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x0
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
bb:
br label %bb1
bb1: ; preds = %bb3, %bb2, %bb1, %bb
%tmp = phi i32 [undef, %bb ], [ 4, %bb2 ], [ 3, %bb3 ], [ 1, %bb1]
switch i32 undef, label %bb4 [
i32 305, label %bb1
i32 497, label %bb3
i32 307, label %bb2
]
bb2: ; preds = %bb1
br label %bb1
bb3: ; preds = %bb1
br label %bb1
bb4: ; preds = %bb1
%tmp5 = tail call i64* @ham(i32 %tmp)
unreachable
}
declare i64* @ham(i32)
define internal void @bar() unnamed_addr #1 {
; CHECK-LABEL: name: bar
; CHECK: bb.1 (%ir-block.0):
unreachable
}
define i1 @i1_value_cmp_is_signed(i1) {
; CHECK-LABEL: name: i1_value_cmp_is_signed
; CHECK: bb.1.Entry:
; CHECK: successors: %bb.3(0x40000000), %bb.2(0x40000000)
; CHECK: liveins: $w0
; CHECK: [[COPY:%[0-9]+]]:_(s32) = COPY $w0
; CHECK: [[TRUNC:%[0-9]+]]:_(s1) = G_TRUNC [[COPY]](s32)
; CHECK: [[C:%[0-9]+]]:_(s1) = G_CONSTANT i1 true
; CHECK: [[C1:%[0-9]+]]:_(s1) = G_CONSTANT i1 false
; CHECK: [[ICMP:%[0-9]+]]:_(s1) = G_ICMP intpred(sle), [[TRUNC]](s1), [[C1]]
; CHECK: G_BRCOND [[ICMP]](s1), %bb.3
; CHECK: G_BR %bb.2
; CHECK: bb.2.BadValue:
; CHECK: successors:
; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def $sp, implicit $sp
; CHECK: BL @bar, csr_aarch64_aapcs, implicit-def $lr, implicit $sp
; CHECK: ADJCALLSTACKUP 0, 0, implicit-def $sp, implicit $sp
; CHECK: bb.3.OkValue:
; CHECK: [[ZEXT:%[0-9]+]]:_(s8) = G_ZEXT [[TRUNC]](s1)
; CHECK: [[ANYEXT:%[0-9]+]]:_(s32) = G_ANYEXT [[ZEXT]](s8)
; CHECK: $w0 = COPY [[ANYEXT]](s32)
; CHECK: RET_ReallyLR implicit $w0
Entry:
switch i1 %0, label %BadValue [
i1 false, label %OkValue
i1 true, label %OkValue
]
BadValue:
call fastcc void @bar()
unreachable
OkValue:
ret i1 %0
}