out-of-range-cbz.mir
19.7 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=thumbv8.1m.main -run-pass=arm-cp-islands %s -o - | FileCheck %s
--- |
@d = hidden local_unnamed_addr global i32 0, align 4
@a = hidden global i32 0, align 4
@e = hidden local_unnamed_addr global i32 0, align 4
define hidden void @f(i64 %g) {
entry:
%conv = trunc i64 %g to i32
%tobool5 = icmp eq i64 %g, 0
br i1 %tobool5, label %j.us.us.preheader, label %entry.split
j.us.us.preheader: ; preds = %entry
%.pre59 = load i32, i32* @d, align 4
br label %j.us.us
j.us.us: ; preds = %j.us.us, %if.end.us.us.us, %if.end.us.us.us.1, %if.end.us.us.us.2, %if.end.us.us.us.3, %if.end.us.us.us.4, %if.end.us.us.us.5, %if.end.us.us.us.6, %j.us.us.preheader
%0 = phi i32 [ %.pre59, %j.us.us.preheader ], [ %12, %if.end.us.us.us.6 ], [ %11, %if.end.us.us.us.5 ], [ %10, %if.end.us.us.us.4 ], [ %9, %if.end.us.us.us.3 ], [ %8, %if.end.us.us.us.2 ], [ %7, %if.end.us.us.us.1 ], [ %2, %if.end.us.us.us ], [ %0, %j.us.us ]
%cmp.us.us = icmp slt i32 %0, ptrtoint (i32* @a to i32)
%conv1.us.us = zext i1 %cmp.us.us to i32
%1 = load i32, i32* @e, align 4
%and.us.us = and i32 %1, %conv1.us.us
store i32 %and.us.us, i32* @e, align 4
%tobool4.us.us.us = icmp eq i32 %0, 0
br i1 %tobool4.us.us.us, label %if.end.us.us.us, label %j.us.us
if.end.us.us.us: ; preds = %j.us.us
tail call void asm sideeffect "", ""()
%2 = load i32, i32* @d, align 4
%tobool4.us.us.us.1 = icmp eq i32 %2, 0
br i1 %tobool4.us.us.us.1, label %if.end.us.us.us.1, label %j.us.us
entry.split: ; preds = %entry
%tobool = icmp eq i32 %conv, 0
br i1 %tobool, label %j.us27.preheader, label %j.preheader
j.preheader: ; preds = %entry.split
%.pre = load i32, i32* @e, align 4
%.pre55 = load i32, i32* @d, align 4
%cmp = icmp slt i32 %conv, ptrtoint (i32* @a to i32)
%conv1 = zext i1 %cmp to i32
br label %j
j.us27.preheader: ; preds = %entry.split
%.pre56 = load i32, i32* @d, align 4
%.pre57 = load i32, i32* @e, align 4
%cmp.us29 = icmp slt i32 %.pre56, ptrtoint (i32* @a to i32)
%conv1.us30 = zext i1 %cmp.us29 to i32
br label %j.us27
j.us27: ; preds = %j.us27, %j.us27.preheader
%3 = phi i32 [ %.pre57, %j.us27.preheader ], [ %and.us31, %j.us27 ]
%4 = icmp eq i32 %.pre56, 0
%and.us31 = and i32 %3, %conv1.us30
br i1 %4, label %if.end.us38, label %j.us27
if.end.us38: ; preds = %j.us27
store i32 %and.us31, i32* @e, align 4
tail call void asm sideeffect "", ""()
ret void
j: ; preds = %j, %j.preheader
%5 = phi i32 [ %.pre, %j.preheader ], [ %and, %j ]
%6 = icmp eq i32 %.pre55, 0
%and = and i32 %5, %conv1
br i1 %6, label %if.end, label %j
if.end: ; preds = %j
store i32 %and, i32* @e, align 4
tail call void asm sideeffect "", ""()
ret void
if.end.us.us.us.1: ; preds = %if.end.us.us.us
tail call void asm sideeffect "", ""()
%7 = load i32, i32* @d, align 4
%tobool4.us.us.us.2 = icmp eq i32 %7, 0
br i1 %tobool4.us.us.us.2, label %if.end.us.us.us.2, label %j.us.us
if.end.us.us.us.2: ; preds = %if.end.us.us.us.1
tail call void asm sideeffect "", ""()
%8 = load i32, i32* @d, align 4
%tobool4.us.us.us.3 = icmp eq i32 %8, 0
br i1 %tobool4.us.us.us.3, label %if.end.us.us.us.3, label %j.us.us
if.end.us.us.us.3: ; preds = %if.end.us.us.us.2
tail call void asm sideeffect "", ""()
%9 = load i32, i32* @d, align 4
%tobool4.us.us.us.4 = icmp eq i32 %9, 0
br i1 %tobool4.us.us.us.4, label %if.end.us.us.us.4, label %j.us.us
if.end.us.us.us.4: ; preds = %if.end.us.us.us.3
tail call void asm sideeffect "", ""()
%10 = load i32, i32* @d, align 4
%tobool4.us.us.us.5 = icmp eq i32 %10, 0
br i1 %tobool4.us.us.us.5, label %if.end.us.us.us.5, label %j.us.us
if.end.us.us.us.5: ; preds = %if.end.us.us.us.4
tail call void asm sideeffect "", ""()
%11 = load i32, i32* @d, align 4
%tobool4.us.us.us.6 = icmp eq i32 %11, 0
br i1 %tobool4.us.us.us.6, label %if.end.us.us.us.6, label %j.us.us
if.end.us.us.us.6: ; preds = %if.end.us.us.us.5
tail call void asm sideeffect "", ""()
%12 = load i32, i32* @d, align 4
%tobool4.us.us.us.7 = icmp eq i32 %12, 0
br i1 %tobool4.us.us.us.7, label %if.end.us.us.us.7, label %j.us.us
if.end.us.us.us.7: ; preds = %if.end.us.us.us.6
tail call void asm sideeffect "", ""()
ret void
}
...
---
name: f
alignment: 4
exposesReturnsTwice: false
legalized: false
regBankSelected: false
selected: false
failedISel: false
tracksRegLiveness: true
hasWinCFI: false
registers: []
liveins:
- { reg: '$r0', virtual-reg: '' }
- { reg: '$r1', virtual-reg: '' }
frameInfo:
isFrameAddressTaken: false
isReturnAddressTaken: false
hasStackMap: false
hasPatchPoint: false
stackSize: 8
offsetAdjustment: 0
maxAlignment: 4
adjustsStack: false
hasCalls: false
stackProtector: ''
maxCallFrameSize: 0
cvBytesOfCalleeSavedRegisters: 0
hasOpaqueSPAdjustment: false
hasVAStart: false
hasMustTailInVarArgFunc: false
localFrameSize: 0
savePoint: ''
restorePoint: ''
fixedStack: []
stack:
- { id: 0, name: '', type: spill-slot, offset: -4, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '$lr', callee-saved-restored: false,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
- { id: 1, name: '', type: spill-slot, offset: -8, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '$r7', callee-saved-restored: true,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
callSites: []
constants: []
machineFunctionInfo: {}
body: |
; CHECK-LABEL: name: f
; CHECK: bb.0.entry:
; CHECK: successors: %bb.5(0x30000000), %bb.1(0x50000000)
; CHECK: liveins: $r0, $r1, $r7, $lr
; CHECK: frame-setup tPUSH 14, $noreg, killed $r7, killed $lr, implicit-def $sp, implicit $sp
; CHECK: frame-setup CFI_INSTRUCTION def_cfa_offset 8
; CHECK: frame-setup CFI_INSTRUCTION offset $lr, -4
; CHECK: frame-setup CFI_INSTRUCTION offset $r7, -8
; CHECK: dead renamable $r1, $cpsr = tORR killed renamable $r1, renamable $r0, 14, $noreg
; CHECK: tBcc %bb.5, 0, killed $cpsr
; CHECK: bb.1.entry.split:
; CHECK: successors: %bb.15(0x30000000), %bb.2(0x50000000)
; CHECK: liveins: $r0
; CHECK: tCMPi8 renamable $r0, 0, 14, $noreg, implicit-def $cpsr
; CHECK: tBcc %bb.15, 0, killed $cpsr
; CHECK: bb.2.j.preheader:
; CHECK: successors: %bb.3(0x80000000)
; CHECK: liveins: $r0
; CHECK: $r1 = t2MOVi16 target-flags(arm-lo16) @a, 14, $noreg
; CHECK: $r1 = t2MOVTi16 killed $r1, target-flags(arm-hi16) @a, 14, $noreg
; CHECK: tCMPr killed renamable $r0, killed renamable $r1, 14, $noreg, implicit-def $cpsr
; CHECK: $r1 = t2MOVi16 target-flags(arm-lo16) @d, 14, $noreg
; CHECK: renamable $r0 = t2CSINC $zr, $zr, 10, implicit killed $cpsr
; CHECK: $r1 = t2MOVTi16 killed $r1, target-flags(arm-hi16) @d, 14, $noreg
; CHECK: renamable $r2 = tLDRi killed renamable $r1, 0, 14, $noreg :: (dereferenceable load 4 from @d)
; CHECK: $r1 = t2MOVi16 target-flags(arm-lo16) @e, 14, $noreg
; CHECK: $r1 = t2MOVTi16 killed $r1, target-flags(arm-hi16) @e, 14, $noreg
; CHECK: renamable $r3 = tLDRi renamable $r1, 0, 14, $noreg :: (dereferenceable load 4 from @e)
; CHECK: bb.3.j (align 4):
; CHECK: successors: %bb.4(0x04000000), %bb.3(0x7c000000)
; CHECK: liveins: $r0, $r1, $r2, $r3
; CHECK: renamable $r3, dead $cpsr = tAND killed renamable $r3, renamable $r0, 14, $noreg
; CHECK: tCBZ $r2, %bb.4
; CHECK: bb.4.if.end:
; CHECK: liveins: $r1, $r3
; CHECK: tSTRi killed renamable $r3, killed renamable $r1, 0, 14, $noreg :: (store 4 into @e)
; CHECK: INLINEASM &"", 1
; CHECK: tPOP_RET 14, $noreg, def $r7, def $pc
; CHECK: bb.5.j.us.us.preheader:
; CHECK: successors: %bb.6(0x80000000)
; CHECK: $r12 = t2MOVi16 target-flags(arm-lo16) @d, 14, $noreg
; CHECK: $lr = t2MOVi16 target-flags(arm-lo16) @a, 14, $noreg
; CHECK: $r12 = t2MOVTi16 killed $r12, target-flags(arm-hi16) @d, 14, $noreg
; CHECK: $r2 = t2MOVi16 target-flags(arm-lo16) @e, 14, $noreg
; CHECK: renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
; CHECK: $lr = t2MOVTi16 killed $lr, target-flags(arm-hi16) @a, 14, $noreg
; CHECK: $r2 = t2MOVTi16 killed $r2, target-flags(arm-hi16) @e, 14, $noreg
; CHECK: bb.6.j.us.us (align 4):
; CHECK: successors: %bb.7(0x40000000), %bb.6(0x40000000)
; CHECK: liveins: $lr, $r2, $r3, $r12
; CHECK: tCMPhir renamable $r3, renamable $lr, 14, $noreg, implicit-def $cpsr
; CHECK: renamable $r1 = tLDRi renamable $r2, 0, 14, $noreg :: (dereferenceable load 4 from @e)
; CHECK: renamable $r0 = t2CSINC $zr, $zr, 10, implicit killed $cpsr
; CHECK: renamable $r0 = t2ANDrr killed renamable $r0, killed renamable $r1, 14, $noreg, $noreg
; CHECK: tSTRi killed renamable $r0, renamable $r2, 0, 14, $noreg :: (store 4 into @e)
; CHECK: tCBZ $r3, %bb.7
; CHECK: bb.7.if.end.us.us.us:
; CHECK: successors: %bb.8(0x40000000), %bb.6(0x40000000)
; CHECK: liveins: $lr, $r2, $r12
; CHECK: INLINEASM &"", 1
; CHECK: renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
; CHECK: tCBZ $r3, %bb.8
; CHECK: bb.8.if.end.us.us.us.1:
; CHECK: successors: %bb.9(0x40000000), %bb.6(0x40000000)
; CHECK: liveins: $lr, $r2, $r12
; CHECK: INLINEASM &"", 1
; CHECK: renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
; CHECK: tCBZ $r3, %bb.9
; CHECK: bb.9.if.end.us.us.us.2:
; CHECK: successors: %bb.10(0x40000000), %bb.6(0x40000000)
; CHECK: liveins: $lr, $r2, $r12
; CHECK: INLINEASM &"", 1
; CHECK: renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
; CHECK: tCBZ $r3, %bb.10
; CHECK: bb.10.if.end.us.us.us.3:
; CHECK: successors: %bb.11(0x40000000), %bb.6(0x40000000)
; CHECK: liveins: $lr, $r2, $r12
; CHECK: INLINEASM &"", 1
; CHECK: renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
; CHECK: tCBZ $r3, %bb.11
; CHECK: bb.11.if.end.us.us.us.4:
; CHECK: successors: %bb.12(0x40000000), %bb.6(0x40000000)
; CHECK: liveins: $lr, $r2, $r12
; CHECK: INLINEASM &"", 1
; CHECK: renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
; CHECK: tCBZ $r3, %bb.12
; CHECK: bb.12.if.end.us.us.us.5:
; CHECK: successors: %bb.13(0x40000000), %bb.6(0x40000000)
; CHECK: liveins: $lr, $r2, $r12
; CHECK: INLINEASM &"", 1
; CHECK: renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
; CHECK: tCBZ $r3, %bb.13
; CHECK: bb.13.if.end.us.us.us.6:
; CHECK: successors: %bb.14(0x04000000), %bb.6(0x7c000000)
; CHECK: liveins: $lr, $r2, $r12
; CHECK: INLINEASM &"", 1
; CHECK: renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
; CHECK: tCBZ $r3, %bb.14
; CHECK: bb.14.if.end.us.us.us.7:
; CHECK: INLINEASM &"", 1
; CHECK: tPOP_RET 14, $noreg, def $r7, def $pc
; CHECK: bb.15.j.us27.preheader:
; CHECK: successors: %bb.16(0x80000000)
; CHECK: $r0 = t2MOVi16 target-flags(arm-lo16) @d, 14, $noreg
; CHECK: $r1 = t2MOVi16 target-flags(arm-lo16) @a, 14, $noreg
; CHECK: $r0 = t2MOVTi16 killed $r0, target-flags(arm-hi16) @d, 14, $noreg
; CHECK: $r1 = t2MOVTi16 killed $r1, target-flags(arm-hi16) @a, 14, $noreg
; CHECK: renamable $r0 = tLDRi killed renamable $r0, 0, 14, $noreg :: (dereferenceable load 4 from @d)
; CHECK: tCMPr renamable $r0, killed renamable $r1, 14, $noreg, implicit-def $cpsr
; CHECK: $r1 = t2MOVi16 target-flags(arm-lo16) @e, 14, $noreg
; CHECK: $r1 = t2MOVTi16 killed $r1, target-flags(arm-hi16) @e, 14, $noreg
; CHECK: renamable $r2 = t2CSINC $zr, $zr, 10, implicit killed $cpsr
; CHECK: renamable $r3 = tLDRi renamable $r1, 0, 14, $noreg :: (dereferenceable load 4 from @e)
; CHECK: bb.16.j.us27 (align 4):
; CHECK: successors: %bb.17(0x04000000), %bb.16(0x7c000000)
; CHECK: liveins: $r0, $r1, $r2, $r3
; CHECK: renamable $r3, dead $cpsr = tAND killed renamable $r3, renamable $r2, 14, $noreg
; CHECK: tCBZ $r0, %bb.17
; CHECK: bb.17.if.end.us38:
; CHECK: liveins: $r1, $r3
; CHECK: tSTRi killed renamable $r3, killed renamable $r1, 0, 14, $noreg :: (store 4 into @e)
; CHECK: INLINEASM &"", 1
; CHECK: tPOP_RET 14, $noreg, def $r7, def $pc
bb.0.entry:
successors: %bb.1(0x30000000), %bb.11(0x50000000)
liveins: $r0, $r1, $r7, $lr
frame-setup tPUSH 14, $noreg, killed $r7, killed $lr, implicit-def $sp, implicit $sp
frame-setup CFI_INSTRUCTION def_cfa_offset 8
frame-setup CFI_INSTRUCTION offset $lr, -4
frame-setup CFI_INSTRUCTION offset $r7, -8
dead renamable $r1, $cpsr = tORR killed renamable $r1, renamable $r0, 14, $noreg
t2Bcc %bb.1, 0, killed $cpsr
bb.11.entry.split:
successors: %bb.15(0x30000000), %bb.12(0x50000000)
liveins: $r0
tCMPi8 renamable $r0, 0, 14, $noreg, implicit-def $cpsr
t2Bcc %bb.15, 0, killed $cpsr
bb.12.j.preheader:
successors: %bb.13(0x80000000)
liveins: $r0
$r1 = t2MOVi16 target-flags(arm-lo16) @a, 14, $noreg
$r1 = t2MOVTi16 killed $r1, target-flags(arm-hi16) @a, 14, $noreg
tCMPr killed renamable $r0, killed renamable $r1, 14, $noreg, implicit-def $cpsr
$r1 = t2MOVi16 target-flags(arm-lo16) @d, 14, $noreg
renamable $r0 = t2CSINC $zr, $zr, 10, implicit killed $cpsr
$r1 = t2MOVTi16 killed $r1, target-flags(arm-hi16) @d, 14, $noreg
renamable $r2 = tLDRi killed renamable $r1, 0, 14, $noreg :: (dereferenceable load 4 from @d)
$r1 = t2MOVi16 target-flags(arm-lo16) @e, 14, $noreg
$r1 = t2MOVTi16 killed $r1, target-flags(arm-hi16) @e, 14, $noreg
renamable $r3 = tLDRi renamable $r1, 0, 14, $noreg :: (dereferenceable load 4 from @e)
bb.13.j (align 4):
successors: %bb.14(0x04000000), %bb.13(0x7c000000)
liveins: $r0, $r1, $r2, $r3
renamable $r3, dead $cpsr = tAND killed renamable $r3, renamable $r0, 14, $noreg
tCMPi8 renamable $r2, 0, 14, $noreg, implicit-def $cpsr
t2Bcc %bb.13, 1, killed $cpsr
bb.14.if.end:
liveins: $r1, $r3
tSTRi killed renamable $r3, killed renamable $r1, 0, 14, $noreg :: (store 4 into @e)
INLINEASM &"", 1
tPOP_RET 14, $noreg, def $r7, def $pc
bb.1.j.us.us.preheader:
successors: %bb.2(0x80000000)
$r12 = t2MOVi16 target-flags(arm-lo16) @d, 14, $noreg
$lr = t2MOVi16 target-flags(arm-lo16) @a, 14, $noreg
$r12 = t2MOVTi16 killed $r12, target-flags(arm-hi16) @d, 14, $noreg
$r2 = t2MOVi16 target-flags(arm-lo16) @e, 14, $noreg
renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
$lr = t2MOVTi16 killed $lr, target-flags(arm-hi16) @a, 14, $noreg
$r2 = t2MOVTi16 killed $r2, target-flags(arm-hi16) @e, 14, $noreg
bb.2.j.us.us (align 4):
successors: %bb.3(0x40000000), %bb.2(0x40000000)
liveins: $lr, $r2, $r3, $r12
tCMPhir renamable $r3, renamable $lr, 14, $noreg, implicit-def $cpsr
renamable $r1 = tLDRi renamable $r2, 0, 14, $noreg :: (dereferenceable load 4 from @e)
renamable $r0 = t2CSINC $zr, $zr, 10, implicit killed $cpsr
tCMPi8 renamable $r3, 0, 14, $noreg, implicit-def $cpsr
renamable $r0 = t2ANDrr killed renamable $r0, killed renamable $r1, 14, $noreg, $noreg
tSTRi killed renamable $r0, renamable $r2, 0, 14, $noreg :: (store 4 into @e)
t2Bcc %bb.2, 1, killed $cpsr
bb.3.if.end.us.us.us:
successors: %bb.4(0x40000000), %bb.2(0x40000000)
liveins: $lr, $r2, $r12
INLINEASM &"", 1
renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
tCMPi8 renamable $r3, 0, 14, $noreg, implicit-def $cpsr
t2Bcc %bb.2, 1, killed $cpsr
bb.4.if.end.us.us.us.1:
successors: %bb.5(0x40000000), %bb.2(0x40000000)
liveins: $lr, $r2, $r12
INLINEASM &"", 1
renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
tCMPi8 renamable $r3, 0, 14, $noreg, implicit-def $cpsr
t2Bcc %bb.2, 1, killed $cpsr
bb.5.if.end.us.us.us.2:
successors: %bb.6(0x40000000), %bb.2(0x40000000)
liveins: $lr, $r2, $r12
INLINEASM &"", 1
renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
tCMPi8 renamable $r3, 0, 14, $noreg, implicit-def $cpsr
t2Bcc %bb.2, 1, killed $cpsr
bb.6.if.end.us.us.us.3:
successors: %bb.7(0x40000000), %bb.2(0x40000000)
liveins: $lr, $r2, $r12
INLINEASM &"", 1
renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
tCMPi8 renamable $r3, 0, 14, $noreg, implicit-def $cpsr
t2Bcc %bb.2, 1, killed $cpsr
bb.7.if.end.us.us.us.4:
successors: %bb.8(0x40000000), %bb.2(0x40000000)
liveins: $lr, $r2, $r12
INLINEASM &"", 1
renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
tCMPi8 renamable $r3, 0, 14, $noreg, implicit-def $cpsr
t2Bcc %bb.2, 1, killed $cpsr
bb.8.if.end.us.us.us.5:
successors: %bb.9(0x40000000), %bb.2(0x40000000)
liveins: $lr, $r2, $r12
INLINEASM &"", 1
renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
tCMPi8 renamable $r3, 0, 14, $noreg, implicit-def $cpsr
t2Bcc %bb.2, 1, killed $cpsr
bb.9.if.end.us.us.us.6:
successors: %bb.10(0x04000000), %bb.2(0x7c000000)
liveins: $lr, $r2, $r12
INLINEASM &"", 1
renamable $r3 = t2LDRi12 renamable $r12, 0, 14, $noreg :: (dereferenceable load 4 from @d)
tCMPi8 renamable $r3, 0, 14, $noreg, implicit-def $cpsr
t2Bcc %bb.2, 1, killed $cpsr
bb.10.if.end.us.us.us.7:
INLINEASM &"", 1
tPOP_RET 14, $noreg, def $r7, def $pc
bb.15.j.us27.preheader:
successors: %bb.16(0x80000000)
$r0 = t2MOVi16 target-flags(arm-lo16) @d, 14, $noreg
$r1 = t2MOVi16 target-flags(arm-lo16) @a, 14, $noreg
$r0 = t2MOVTi16 killed $r0, target-flags(arm-hi16) @d, 14, $noreg
$r1 = t2MOVTi16 killed $r1, target-flags(arm-hi16) @a, 14, $noreg
renamable $r0 = tLDRi killed renamable $r0, 0, 14, $noreg :: (dereferenceable load 4 from @d)
tCMPr renamable $r0, killed renamable $r1, 14, $noreg, implicit-def $cpsr
$r1 = t2MOVi16 target-flags(arm-lo16) @e, 14, $noreg
$r1 = t2MOVTi16 killed $r1, target-flags(arm-hi16) @e, 14, $noreg
renamable $r2 = t2CSINC $zr, $zr, 10, implicit killed $cpsr
renamable $r3 = tLDRi renamable $r1, 0, 14, $noreg :: (dereferenceable load 4 from @e)
bb.16.j.us27 (align 4):
successors: %bb.17(0x04000000), %bb.16(0x7c000000)
liveins: $r0, $r1, $r2, $r3
renamable $r3, dead $cpsr = tAND killed renamable $r3, renamable $r2, 14, $noreg
tCMPi8 renamable $r0, 0, 14, $noreg, implicit-def $cpsr
t2Bcc %bb.16, 1, killed $cpsr
bb.17.if.end.us38:
liveins: $r1, $r3
tSTRi killed renamable $r3, killed renamable $r1, 0, 14, $noreg :: (store 4 into @e)
INLINEASM &"", 1
tPOP_RET 14, $noreg, def $r7, def $pc
...